DE69519825T2 - Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit - Google Patents

Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit

Info

Publication number
DE69519825T2
DE69519825T2 DE69519825T DE69519825T DE69519825T2 DE 69519825 T2 DE69519825 T2 DE 69519825T2 DE 69519825 T DE69519825 T DE 69519825T DE 69519825 T DE69519825 T DE 69519825T DE 69519825 T2 DE69519825 T2 DE 69519825T2
Authority
DE
Germany
Prior art keywords
packets
data
output
sequence
primary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69519825T
Other languages
German (de)
English (en)
Other versions
DE69519825D1 (de
Inventor
Yuuki Date
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69519825D1 publication Critical patent/DE69519825D1/de
Application granted granted Critical
Publication of DE69519825T2 publication Critical patent/DE69519825T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G06F15/17375—One dimensional, e.g. linear array, ring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
DE69519825T 1994-06-27 1995-06-22 Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit Expired - Fee Related DE69519825T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6145100A JP2644185B2 (ja) 1994-06-27 1994-06-27 データ処理装置

Publications (2)

Publication Number Publication Date
DE69519825D1 DE69519825D1 (de) 2001-02-15
DE69519825T2 true DE69519825T2 (de) 2001-08-02

Family

ID=15377378

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69519825T Expired - Fee Related DE69519825T2 (de) 1994-06-27 1995-06-22 Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit

Country Status (6)

Country Link
US (1) US5857078A (enExample)
EP (1) EP0690390B1 (enExample)
JP (1) JP2644185B2 (enExample)
BR (1) BR9502279A (enExample)
CA (1) CA2152637C (enExample)
DE (1) DE69519825T2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7295563B2 (en) * 2001-10-01 2007-11-13 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have ordering requirements
US7221678B1 (en) * 2001-10-01 2007-05-22 Advanced Micro Devices, Inc. Method and apparatus for routing packets
US7274692B1 (en) 2001-10-01 2007-09-25 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have multiple destinations
US7353317B2 (en) * 2004-12-28 2008-04-01 Intel Corporation Method and apparatus for implementing heterogeneous interconnects
JP5691555B2 (ja) * 2011-01-25 2015-04-01 日本電気株式会社 相互結合網制御システム、相互結合網制御方法
US9137173B2 (en) * 2012-06-19 2015-09-15 Advanced Micro Devices, Inc. Devices and methods for interconnecting server nodes
US11275632B2 (en) 2018-09-14 2022-03-15 Advanced Micro Devices, Inc. Broadcast command and response
CN113010173A (zh) 2019-12-19 2021-06-22 超威半导体(上海)有限公司 并行处理中矩阵数据广播的方法
CN113094099A (zh) 2019-12-23 2021-07-09 超威半导体(上海)有限公司 矩阵数据广播架构
US11403221B2 (en) 2020-09-24 2022-08-02 Advanced Micro Devices, Inc. Memory access response merging in a memory hierarchy

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4320502A (en) * 1978-02-22 1982-03-16 International Business Machines Corp. Distributed priority resolution system
US4480307A (en) * 1982-01-04 1984-10-30 Intel Corporation Interface for use between a memory and components of a module switching apparatus
US4560985B1 (en) * 1982-05-07 1994-04-12 Digital Equipment Corp Dual-count, round-robin ditributed arbitration technique for serial buses
US4724520A (en) * 1985-07-01 1988-02-09 United Technologies Corporation Modular multiport data hub
JPH01221042A (ja) * 1988-02-29 1989-09-04 Toshiba Corp パケット交換機の輻輳制御方法
US4862454A (en) * 1988-07-15 1989-08-29 International Business Machines Corporation Switching method for multistage interconnection networks with hot spot traffic
US5053942A (en) * 1988-11-01 1991-10-01 The Regents Of The University Of California Bit-sliced cross-connect chip having a tree topology of arbitration cells for connecting memory modules to processors in a multiprocessor system
DE69030640T2 (de) * 1989-11-03 1997-11-06 Compaq Computer Corp Multiprozessorarbitrierung in für Einzelprozessor bestimmten Arbitrierungsschemas
JPH077975B2 (ja) * 1990-08-20 1995-01-30 インターナショナル・ビジネス・マシーンズ・コーポレイション データ伝送を制御するためのシステムおよび方法
US5251209A (en) * 1991-03-28 1993-10-05 Sprint International Communications Corp. Prioritizing attributes in integrated services networks
US5313458A (en) * 1991-06-03 1994-05-17 Fujitsu Limited Traffic control system
US5339313A (en) * 1991-06-28 1994-08-16 Digital Equipment Corporation Method and apparatus for traffic congestion control in a communication network bridge device
US5467295A (en) * 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
MX9308193A (es) * 1993-01-29 1995-01-31 Ericsson Telefon Ab L M Conmutador atm de acceso controlado.

Also Published As

Publication number Publication date
EP0690390A3 (enExample) 1996-01-17
EP0690390A2 (en) 1996-01-03
US5857078A (en) 1999-01-05
JPH0818565A (ja) 1996-01-19
EP0690390B1 (en) 2001-01-10
DE69519825D1 (de) 2001-02-15
CA2152637A1 (en) 1995-12-28
JP2644185B2 (ja) 1997-08-25
BR9502279A (pt) 1996-02-27
CA2152637C (en) 1999-08-17

Similar Documents

Publication Publication Date Title
DE3880478T2 (de) Geschichtetes netz.
DE69422914T2 (de) Prozessor-speicher-verbindungsnetzwerk mit verstellbarer latenz
DE60006842T2 (de) Multiprozessor-Node-Controller-Schaltung und Verfahren
DE69128107T2 (de) Busanordnung für Speicherzugriff
Patel Performance of processor-memory interconnections for multiprocessors
DE68924435T2 (de) Nichtblockierender NxM-Arbitrierungsschalter mit grosser Bandbreite.
DE69106384T2 (de) Skalierbares parallel-vektorrechnersystem.
DE68929317T2 (de) Modulare Kreuzschienen zwischen Verbindungen in einem digitalen Rechner
DE69323861T2 (de) Multiprozessorsystem mit gemeinsamem Speicher
Patel Processor-memory interconnections for multiprocessors
DE3689087T2 (de) Modularer Mehrfachportdatenknoten.
DE69804131T2 (de) Mechanismus zum nachschlagen einer routertabelle
DE69425605T2 (de) Crossbarschalter für ein Multiprocessorsystem
DE3789625T2 (de) Methode zur dynamischen Partitionierung von Parallelprozessoren.
CH669292A5 (de) Verfahren zur uebertragung von informations-paketen ueber ein paketvermittlungs-koppelfeld.
DE69533230T2 (de) Verfahren und vorrichtung zur verbesserung der fehlertoleranz eines netzwerkes
DE69108434T2 (de) Mehrgruppen-Signalprozessor.
DE69519825T2 (de) Netzwerk zur Übertragung von aufeinanderfolgenden Paketen zwischen Prozessor und Speicher mit einer verkürzten Blockierzeit
DE68924313T2 (de) Mehrprozessoranordnungen mit kreuzweise abgefragten Schreib-in-Cachespeichern.
DE69021790T2 (de) Mehrstufiges Netz mit verteilter Steuerung.
DE68915701T2 (de) Multiprozessorsystem mit verteilten gemeinsamen Betriebsmitteln und mit Verklemmungsverhinderung.
DE69032699T2 (de) Paketvermittlungssystem mit einer busmatrixartigen Vermittlungsanlage
DE2809405B2 (de) Prioritätssteuerschaltung
DE69021213T2 (de) Modulare Pufferspeicherung für ein paketvermitteltes Netzwerk.
DE3851554T2 (de) Steuerungsanordnung für gemeinschaftlichen Speicher.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee