JP2024531904A5 - - Google Patents
Info
- Publication number
- JP2024531904A5 JP2024531904A5 JP2024505580A JP2024505580A JP2024531904A5 JP 2024531904 A5 JP2024531904 A5 JP 2024531904A5 JP 2024505580 A JP2024505580 A JP 2024505580A JP 2024505580 A JP2024505580 A JP 2024505580A JP 2024531904 A5 JP2024531904 A5 JP 2024531904A5
- Authority
- JP
- Japan
- Prior art keywords
- input
- signal
- output
- multiplexer
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/396,046 | 2021-08-06 | ||
| US17/396,046 US11971741B2 (en) | 2021-08-06 | 2021-08-06 | Aging mitigation |
| PCT/US2022/036199 WO2023014460A1 (en) | 2021-08-06 | 2022-07-06 | Aging mitigation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2024531904A JP2024531904A (ja) | 2024-09-03 |
| JP2024531904A5 true JP2024531904A5 (https=) | 2025-06-17 |
Family
ID=82748577
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024505580A Pending JP2024531904A (ja) | 2021-08-06 | 2022-07-06 | 経時変化の緩和 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US11971741B2 (https=) |
| EP (1) | EP4381603A1 (https=) |
| JP (1) | JP2024531904A (https=) |
| KR (1) | KR20240039133A (https=) |
| CN (1) | CN117769805A (https=) |
| PH (1) | PH12023553288A1 (https=) |
| TW (1) | TW202308319A (https=) |
| WO (1) | WO2023014460A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11881862B2 (en) * | 2021-08-17 | 2024-01-23 | Qualcomm Incorporated | Mitigation of duty-cycle distortion |
| US11967358B2 (en) * | 2022-05-26 | 2024-04-23 | Micron Technology, Inc. | Apparatuses and methods for bias temperature instability mitigation |
| US20240235545A9 (en) * | 2022-10-23 | 2024-07-11 | Intel Corporation | Adaptive clock gating for improving wear out-induced duty cycle shift in computer clock network |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SU762154A1 (ru) * | 1978-11-28 | 1980-09-07 | Aleksandr M Botov | Устройство определения временного положения основного максимума периодического сигнала 1 |
| US5583461A (en) * | 1994-09-19 | 1996-12-10 | Advanced Micro Devices, Inc. | Internal clock signal generation circuit having external clock detection and a selectable internal clock pulse |
| JPH09252252A (ja) * | 1996-03-14 | 1997-09-22 | Sanyo Electric Co Ltd | Ｄ／ａ変換器 |
| US5694056A (en) * | 1996-04-01 | 1997-12-02 | Xilinx, Inc. | Fast pipeline frame full detector |
| US6275478B1 (en) * | 1998-07-10 | 2001-08-14 | Qualcomm Incorporated | Methods and apparatuses for fast power control of signals transmitted on a multiple access channel |
| US6657979B1 (en) * | 1999-08-23 | 2003-12-02 | Motorola, Inc. | Reduced power consumption multiplexer using self-decoding power down logic |
| JP3923715B2 (ja) * | 2000-09-29 | 2007-06-06 | 株式会社東芝 | メモリカード |
| US6864726B2 (en) * | 2003-06-17 | 2005-03-08 | Intel Corporation | Output signal control from a DAC-driven amplifier-based driver |
| KR101136036B1 (ko) * | 2003-12-24 | 2012-04-18 | 삼성전자주식회사 | 유휴 모드에서의 전력 소모가 감소된 프로세서 시스템 및그 방법 |
| JP2005208259A (ja) * | 2004-01-21 | 2005-08-04 | Optrex Corp | 有機ｅｌディスプレイ装置の駆動装置および駆動方法 |
| US7760749B2 (en) * | 2007-01-11 | 2010-07-20 | Via Technologies, Inc. | Apparatus and method for deskewing 1000 BASE-T Ethernet physical layer signals |
| DE102007006385B4 (de) * | 2007-02-08 | 2019-02-14 | Infineon Technologies Ag | Eine Schaltkreis-Anordnung, ein Prozessor mit einer Schaltkreis-Anordnung, ein elektrisches Gerät und ein Verfahren zum Betreiben einer Schaltkreis-Anordnung |
| US7839194B2 (en) * | 2007-11-21 | 2010-11-23 | Rambus Inc. | Clock circuitry for generating multiple clocks with time-multiplexed duty cycle adjustment |
| JP2012222497A (ja) * | 2011-04-06 | 2012-11-12 | Renesas Electronics Corp | 受信回路及びエラー検出方法 |
| KR101851614B1 (ko) * | 2011-12-12 | 2018-06-12 | 삼성전자주식회사 | 기능블럭을 포함하는 ＳｏＣ의 클락 제어 방법, 이를 구현한 ＳｏＣ 및 이를 포함하는 반도체 시스템 |
| JP2014093682A (ja) * | 2012-11-05 | 2014-05-19 | Denso Corp | 通信システム |
| JP6032082B2 (ja) * | 2013-03-25 | 2016-11-24 | 富士通株式会社 | 受信回路及び半導体集積回路 |
| US9071235B2 (en) * | 2013-10-18 | 2015-06-30 | Micron Technology, Inc. | Apparatuses and methods for changing signal path delay of a signal path responsive to changes in power |
| US9500700B1 (en) * | 2013-11-15 | 2016-11-22 | Xilinx, Inc. | Circuits for and methods of testing the operation of an input/output port |
| US9401223B2 (en) * | 2014-05-09 | 2016-07-26 | Oracle International Corporation | At-speed test of memory arrays using scan |
| US9966960B2 (en) * | 2014-12-17 | 2018-05-08 | Silicon Laboratories Inc. | Configurable logic circuit including dynamic lookup table |
| CN104639042B (zh) * | 2014-12-24 | 2017-11-17 | 聚辰半导体(上海)有限公司 | 低功耗可调倍频器 |
| US9606604B1 (en) * | 2015-11-25 | 2017-03-28 | Globalfoundries Inc. | Energy efficient high-speed link and method to maximize energy savings on the energy efficient high-speed link |
| JP6639348B2 (ja) * | 2016-07-20 | 2020-02-05 | シナプティクス・ジャパン合同会社 | 表示制御デバイス及び表示パネルモジュール |
| US10110229B1 (en) * | 2017-06-06 | 2018-10-23 | Intel Corporation | Aging-resistant signal path circuitry |
| US10878879B2 (en) * | 2017-06-21 | 2020-12-29 | Mediatek Inc. | Refresh control method for memory system to perform refresh action on all memory banks of the memory system within refresh window |
| TWI739269B (zh) * | 2020-01-08 | 2021-09-11 | 瑞昱半導體股份有限公司 | 適應信號輸入模態的信號接收裝置及其信號處理方法 |
-
2021
- 2021-08-06 US US17/396,046 patent/US11971741B2/en active Active
-
2022
- 2022-07-06 PH PH1/2023/553288A patent/PH12023553288A1/en unknown
- 2022-07-06 EP EP22748613.1A patent/EP4381603A1/en active Pending
- 2022-07-06 KR KR1020247003639A patent/KR20240039133A/ko active Pending
- 2022-07-06 TW TW111125325A patent/TW202308319A/zh unknown
- 2022-07-06 WO PCT/US2022/036199 patent/WO2023014460A1/en not_active Ceased
- 2022-07-06 CN CN202280053154.XA patent/CN117769805A/zh active Pending
- 2022-07-06 JP JP2024505580A patent/JP2024531904A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2024531904A5 (https=) | ||
| CN114242138B (zh) | 一种延时控制器、内存控制器以及时序控制方法 | |
| TW200541216A (en) | Delay line synchronizer apparatus and method | |
| JP2008071470A (ja) | データ入出力エラー検出機能を有する半導体メモリ装置 | |
| TW200931437A (en) | Single-strobe operation of memory devices | |
| JP2004104797A (ja) | 改良された差動形態の遷移符号化のための方法およびシステム | |
| CN103516335A (zh) | 延迟电路和包括延迟电路的半导体装置 | |
| JP2004095150A (ja) | 半導体メモリ装置及びこの装置のデータリード方法。 | |
| US7609800B1 (en) | Counter of semiconductor device | |
| JP4286295B2 (ja) | 調停回路 | |
| KR102570454B1 (ko) | 반도체 메모리 장치 및 그의 동작 방법 | |
| JP4425243B2 (ja) | 半導体記憶装置 | |
| KR20140136203A (ko) | 반도체 집적회로 | |
| US6643749B2 (en) | Interface for multi-processor | |
| US7606942B1 (en) | Method for input output expansion in an embedded system utilizing controlled transitions of first and second signals | |
| US20070070677A1 (en) | Internal signal generator for use in semiconductor memory device | |
| JP2009124532A (ja) | 半導体集積回路 | |
| JP2000173272A (ja) | 半導体メモリ装置のアドレス発生回路 | |
| JP2021067712A (ja) | 情報処理装置、情報処理方法及びプログラム | |
| TWI259466B (en) | Circuitry and method for adjusting signal length | |
| CN110781118B (zh) | 实现并行总线从模式的方法及装置、计算机设备、介质 | |
| CN213482863U (zh) | 具有指令年龄比较功能的仲裁电路 | |
| JP4549073B2 (ja) | メモリ制御回路 | |
| JPH05334261A (ja) | ライトアクセス時の高速非同期通信方式 | |
| JPS63136814A (ja) | デイジタル遅延回路 |