JP2022500694A - 画素内メモリディスプレイの欠陥メモリのための補正 - Google Patents
画素内メモリディスプレイの欠陥メモリのための補正 Download PDFInfo
- Publication number
- JP2022500694A JP2022500694A JP2021514013A JP2021514013A JP2022500694A JP 2022500694 A JP2022500694 A JP 2022500694A JP 2021514013 A JP2021514013 A JP 2021514013A JP 2021514013 A JP2021514013 A JP 2021514013A JP 2022500694 A JP2022500694 A JP 2022500694A
- Authority
- JP
- Japan
- Prior art keywords
- memory components
- memory
- bits
- defective
- mapping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/399—Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0857—Static memory circuit, e.g. flip-flop
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0626—Adjustment of display parameters for control of overall brightness
- G09G2320/064—Adjustment of display parameters for control of overall brightness by time modulation of the brightness of the illumination source
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0626—Adjustment of display parameters for control of overall brightness
- G09G2320/0646—Modulation of illumination source brightness and image signal correlated to each other
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
(関連出願の相互参照)
本出願は、2018年9月17日に出願された「Correction Techniques for Defective Memory of a Memory in−Pixel Display」と題する米国仮特許出願第No.62/732,321号の利益を主張するものであり、全ての目的のために、その全体が参照により本明細書に組み込まれる。
Claims (20)
- 画素回路を介して描画されることになる画像データを表すデータ値を記憶するように構成されているメモリ記憶装置であって、前記メモリ記憶装置が、前記データ値の複数のビットを記憶するように構成されている複数のメモリ構成要素を含む、メモリ記憶装置と、
前記データ値に少なくとも部分的に基づいて光を放出するように構成されている発光デバイスと、
コントローラであって、
前記データ値を受信し、
前記複数のビットと前記複数のメモリ構成要素との間のマッピングであって、前記マッピングは、前記複数のメモリ構成要素の1つ以上の欠陥メモリ構成要素に関連付けられた1つ以上の前記複数のビットを、前記複数のメモリ構成要素の1つ以上の他のメモリ構成要素にルーティングすることに基づいて判定される、マッピングに少なくとも部分的に基づいて、前記複数のメモリ構成要素に前記複数のビットを記憶し、
前記マッピングに従って、前記複数のメモリ構成要素に記憶された前記複数のビットに少なくとも部分的に基づいて、前記発光デバイスを駆動して光を放出する、
ように構成されているコントローラと、
を備える、電子ディスプレイ。 - 前記1つ以上の他のメモリ構成要素が、前記1つ以上の前記複数のビットよりも、より下位のビットに関連付けられている、請求項1に記載の電子ディスプレイ。
- 前記1つ以上の他のメモリ構成要素が、予備のメモリ構成要素に対応する、請求項1に記載の電子ディスプレイ。
- 前記画素回路が、カウンタによって生成されたビットのシーケンスと前記データ値を比較するように構成されているコンパレータを含み、前記コントローラが、前記データ値が前記ビットのシーケンスと一致すると前記コンパレータが判定したことに応じて、前記コンパレータから出力を送信して発光を容易にするように構成されている、請求項1に記載の電子ディスプレイ。
- 前記コントローラが、
前記マッピングに従って前記複数のメモリ構成要素から前記複数のビットを取得することと、
前記マッピングに従って、前記複数のビットによって表される前記データ値に対応する期間にわたって前記光を放出することと、
に少なくとも部分的によって、前記発光デバイスを駆動するように構成されている、請求項1に記載の電子ディスプレイ。 - 追加の画素回路を備える電子ディスプレイであって、前記コントローラが、1つ以上のマルチプレクサを介して前記画素回路及び前記追加の画素回路に前記データ値を送信するように構成されている、請求項1に記載の電子ディスプレイ。
- 前記複数のメモリ構成要素の各メモリ構成要素が、1ビットのデータを記憶するように構成されている、請求項1に記載の電子ディスプレイ。
- 前記マッピングが、前記コントローラによって受信されたテストデータ値及び前記テストデータ値に応じて行われる電気的測定又は光学的測定に基づいて判定される、請求項1に記載の電子ディスプレイ。
- 前記マッピングが、前記1つ以上の欠陥メモリ構成要素の第1のものに関連付けられた第1のビットを、前記データ値の最下位ビットに対応する前記1つ以上の他のメモリ構成要素の1つにルーティングするように構成されている、請求項1に記載の電子ディスプレイ。
- 前記マッピングが、前記1つ以上の欠陥メモリ構成要素の第1のものに関連付けられた第1のビットを、前記複数のメモリ構成要素の予備のメモリ構成要素に対応する前記1つ以上の他のメモリ構成要素の1つにルーティングするように構成されており、前記予備のメモリ構成要素は、前記複数のメモリ構成要素のそれぞれが動作しているときには使用されない、請求項1に記載の電子ディスプレイ。
- 画素回路を介して、データ値を受信することと、
前記画素回路を介して、複数のビットと複数のメモリ構成要素との間のマッピングに少なくとも部分的に基づいて、前記画素回路に関連付けられた前記複数のメモリ構成要素内に前記複数のビットを記憶することであって、前記マッピングは、前記複数のメモリ構成要素の1つ以上の欠陥メモリ構成要素に関連付けられた1つ以上の前記複数のビットを、前記複数のメモリ構成要素の1つ以上の他のメモリ構成要素にルーティングすることに基づいて判定される、ことと、
前記画素回路を介して、前記マッピングに従って、前記複数のメモリ構成要素に記憶された前記複数のビットに少なくとも部分的に基づいて、発光デバイスを駆動して光を放出することと、
を含む、方法。 - 前記1つ以上の欠陥メモリ構成要素の第1のものに関連付けられた第1のビットを、前記データ値の最下位ビットに対応する前記1つ以上の他のメモリ構成要素の1つにルーティングすることを含む、請求項11に記載の方法。
- 前記1つ以上の欠陥メモリ構成要素の第1のものに関連付けられた第1のビットを、前記複数のメモリ構成要素の予備のメモリ構成要素に対応する前記1つ以上の他のメモリ構成要素の1つにルーティングすることを含み、前記予備のメモリ構成要素は、前記複数のメモリ構成要素のそれぞれが動作しているときには使用されない、請求項11に記載の方法。
- 前記マッピングに従って前記複数のメモリ構成要素から前記複数のビットを取得することと、
前記マッピングに従って、前記複数のビットによって表される前記データ値に対応する期間にわたって前記光を放出することと、
を含む、請求項11に記載の方法。 - 前記マッピングが、テストデータ値に応じて電子ディスプレイによって描画される画像と、前記テストデータ値に応じて前記電子ディスプレイによって描画されるであろう予想画像との間の差に少なくとも部分的に基づいている、請求項11に記載の方法。
- 発光を生じさせるために使用される画像データを表すデータ値を記憶するように構成されているメモリ記憶装置であって、前記メモリ記憶装置が、前記データ値の複数のビットを記憶するように構成されている複数のメモリ構成要素を含む、メモリ記憶装置と、
前記データ値に少なくとも部分的に基づいて光を放出するように構成されている発光デバイスであって、前記発光デバイスは、前記複数のメモリ構成要素の1つ以上の欠陥メモリ構成要素に関連付けられた1つ以上の前記複数のビットと、前記複数のメモリ構成要素の1つ以上の他のメモリ構成要素との、1つ以上の関連付けを含むマッピングに従って、前記複数のビットに少なくとも部分的に基づいて光を放出するように構成されている、発光デバイスと、
を備える、画素回路。 - 前記複数のメモリ構成要素の前記1つ以上の他のメモリ構成要素の1つが、前記データ値の少なくとも最下位ビットに対応する、請求項16に記載の画素回路。
- 前記1つ以上の他のメモリ構成要素が、1つ以上の予備のメモリ構成要素に対応する、請求項16に記載の画素回路。
- 前記マッピングが、前記1つ以上の欠陥メモリ構成要素の第1のものに対応する第1のビットを、前記データ値の最下位ビットに対応する前記1つ以上の他のメモリ構成要素の1つに関連付ける、請求項16に記載の画素回路。
- 前記マッピングが、前記1つ以上の欠陥メモリ構成要素の第1のものに対応する第1のビットを、前記複数のメモリ構成要素の予備のメモリ構成要素に対応する前記1つ以上の他のメモリ構成要素の1つに関連付け、前記予備のメモリ構成要素が、前記複数のメモリ構成要素に対応するビットの位置関連性とは無関係である、請求項16に記載の画素回路。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862732321P | 2018-09-17 | 2018-09-17 | |
US62/732,321 | 2018-09-17 | ||
US16/502,848 | 2019-07-03 | ||
US16/502,848 US10978028B2 (en) | 2018-09-17 | 2019-07-03 | Correction for defective memory of a memory-in-pixel display |
PCT/US2019/048672 WO2020060738A1 (en) | 2018-09-17 | 2019-08-28 | Correction for defective memory of a memory-in-pixel display |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2022500694A true JP2022500694A (ja) | 2022-01-04 |
Family
ID=69774253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2021514013A Pending JP2022500694A (ja) | 2018-09-17 | 2019-08-28 | 画素内メモリディスプレイの欠陥メモリのための補正 |
Country Status (7)
Country | Link |
---|---|
US (3) | US10978028B2 (ja) |
EP (1) | EP3853842A1 (ja) |
JP (1) | JP2022500694A (ja) |
KR (1) | KR102329589B1 (ja) |
CN (1) | CN110910807B (ja) |
TW (1) | TWI723523B (ja) |
WO (1) | WO2020060738A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102616361B1 (ko) * | 2018-12-11 | 2023-12-26 | 엘지디스플레이 주식회사 | 마이크로 디스플레이 장치 및 구동 방법 |
US11257407B2 (en) * | 2020-04-23 | 2022-02-22 | Facebook Technologies, Llc | Display diagnostic system |
WO2023007819A1 (ja) * | 2021-07-27 | 2023-02-02 | ソニーセミコンダクタソリューションズ株式会社 | 表示装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002278499A (ja) * | 2000-12-26 | 2002-09-27 | Semiconductor Energy Lab Co Ltd | 発光装置、該発光装置の駆動方法、液晶表示装置及び電子機器 |
US7230600B1 (en) * | 2000-09-28 | 2007-06-12 | Intel Corporation | Repairable memory in display devices |
US20080062158A1 (en) * | 2002-02-27 | 2008-03-13 | Willis Thomas E | Light modulator having pixel memory decoupled from pixel display |
JP2009110006A (ja) * | 2000-03-30 | 2009-05-21 | Seiko Epson Corp | 表示装置 |
US20120075320A1 (en) * | 2007-01-04 | 2012-03-29 | Micron Technology, Inc. | Defect mapping for a digital display |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5504504A (en) * | 1994-07-13 | 1996-04-02 | Texas Instruments Incorporated | Method of reducing the visual impact of defects present in a spatial light modulator display |
JP3399853B2 (ja) | 1998-09-30 | 2003-04-21 | 三菱電機株式会社 | 表示パネルの表示制御回路 |
JP3705086B2 (ja) * | 2000-07-03 | 2005-10-12 | 株式会社日立製作所 | 液晶表示装置 |
KR20050020837A (ko) * | 2002-06-12 | 2005-03-04 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 픽셀 및 인-픽셀 메모리와 디스플레이 디바이스 |
GB0213420D0 (en) | 2002-06-12 | 2002-07-24 | Koninkl Philips Electronics Nv | In-Pixel memory for display devices |
US6831868B2 (en) * | 2002-12-05 | 2004-12-14 | Intel Corporation | Byte aligned redundancy for memory array |
JP4245018B2 (ja) * | 2006-08-30 | 2009-03-25 | セイコーエプソン株式会社 | 集積回路装置及び電子機器 |
US7590015B2 (en) * | 2006-08-30 | 2009-09-15 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
JP2008111921A (ja) | 2006-10-30 | 2008-05-15 | Renesas Technology Corp | 表示制御用半導体集積回路 |
US7949913B2 (en) | 2007-08-14 | 2011-05-24 | Dell Products L.P. | Method for creating a memory defect map and optimizing performance using the memory defect map |
JP2009092965A (ja) * | 2007-10-10 | 2009-04-30 | Eastman Kodak Co | 表示パネルの不良検出方法および表示パネル |
KR101274707B1 (ko) | 2008-06-05 | 2013-06-12 | 엘지디스플레이 주식회사 | 표시 결함을 보상하기 위한 영상 표시 장치의 보상 회로 및방법 |
WO2010035548A1 (ja) * | 2008-09-24 | 2010-04-01 | シャープ株式会社 | 液晶表示装置、アクティブマトリクス基板、電子機器 |
US8412987B2 (en) * | 2009-06-30 | 2013-04-02 | Micron Technology, Inc. | Non-volatile memory to store memory remap information |
US8493482B2 (en) * | 2010-08-18 | 2013-07-23 | Apple Inc. | Dual image sensor image processing system and method |
DE102012016675B4 (de) | 2012-08-23 | 2015-02-05 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zur Farbkalibrierung eines Farbmonitors mit LED-Hintergrundbeleuchtung |
KR20170055222A (ko) * | 2015-11-11 | 2017-05-19 | 삼성전자주식회사 | 리페어 단위 변경 기능을 가지는 메모리 장치 및 메모리 시스템 |
-
2019
- 2019-07-03 US US16/502,848 patent/US10978028B2/en active Active
- 2019-08-28 JP JP2021514013A patent/JP2022500694A/ja active Pending
- 2019-08-28 EP EP19766422.0A patent/EP3853842A1/en active Pending
- 2019-08-28 KR KR1020217007697A patent/KR102329589B1/ko active IP Right Grant
- 2019-08-28 WO PCT/US2019/048672 patent/WO2020060738A1/en unknown
- 2019-08-30 TW TW108131402A patent/TWI723523B/zh active
- 2019-08-30 CN CN201910818506.6A patent/CN110910807B/zh active Active
-
2021
- 2021-04-07 US US17/224,939 patent/US11417298B2/en active Active
-
2022
- 2022-08-12 US US17/887,177 patent/US11790873B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009110006A (ja) * | 2000-03-30 | 2009-05-21 | Seiko Epson Corp | 表示装置 |
US7230600B1 (en) * | 2000-09-28 | 2007-06-12 | Intel Corporation | Repairable memory in display devices |
JP2002278499A (ja) * | 2000-12-26 | 2002-09-27 | Semiconductor Energy Lab Co Ltd | 発光装置、該発光装置の駆動方法、液晶表示装置及び電子機器 |
US20080062158A1 (en) * | 2002-02-27 | 2008-03-13 | Willis Thomas E | Light modulator having pixel memory decoupled from pixel display |
US20120075320A1 (en) * | 2007-01-04 | 2012-03-29 | Micron Technology, Inc. | Defect mapping for a digital display |
Also Published As
Publication number | Publication date |
---|---|
US10978028B2 (en) | 2021-04-13 |
US11417298B2 (en) | 2022-08-16 |
US11790873B2 (en) | 2023-10-17 |
TW202025118A (zh) | 2020-07-01 |
US20230029501A1 (en) | 2023-02-02 |
US20210225334A1 (en) | 2021-07-22 |
TWI723523B (zh) | 2021-04-01 |
WO2020060738A1 (en) | 2020-03-26 |
KR102329589B1 (ko) | 2021-11-22 |
US20200090630A1 (en) | 2020-03-19 |
CN110910807A (zh) | 2020-03-24 |
KR20210034674A (ko) | 2021-03-30 |
CN110910807B (zh) | 2023-05-12 |
EP3853842A1 (en) | 2021-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6683838B2 (ja) | 冗長発光デバイスを備えるディスプレイ | |
US11417298B2 (en) | Correction for defective memory of a memory-in-pixel display | |
US11798481B2 (en) | Pixel circuitry and operation for memory-containing electronic display | |
JP4536582B2 (ja) | 表示制御装置及びルックアップテーブルの生成方法 | |
US10867548B2 (en) | Systems and methods for memory circuitry in an electronic display | |
KR102321174B1 (ko) | 메모리-인-픽셀 디스플레이 | |
US10891882B1 (en) | Techniques for testing electrically configurable digital displays, and associated display architecture | |
US10930201B1 (en) | Micro light emitting diode testing | |
US11049448B2 (en) | Memory-in-pixel architecture | |
US10978014B2 (en) | Gamma voltage divider circuit, voltage adjusting method, and liquid crystal display device | |
US10997914B1 (en) | Systems and methods for compensating pixel voltages | |
US20230086380A1 (en) | Tandem Micro-Light Emitting Diode Redundancy Architecture | |
KR102470064B1 (ko) | 표시장치 및 그 구동방법 | |
US11527209B2 (en) | Dual-memory driving of an electronic display | |
KR100588755B1 (ko) | 능동 매트릭스 유기 발광 다이오드 패널을 시분할 제어방식으로 구동하기 위한 데이터 처리 회로 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210312 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210312 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220411 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220708 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20220926 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230125 |
|
C60 | Trial request (containing other claim documents, opposition documents) |
Free format text: JAPANESE INTERMEDIATE CODE: C60 Effective date: 20230125 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20230209 |
|
C21 | Notice of transfer of a case for reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C21 Effective date: 20230213 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20230331 |
|
C211 | Notice of termination of reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C211 Effective date: 20230406 |