JP2021043557A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2021043557A JP2021043557A JP2019163383A JP2019163383A JP2021043557A JP 2021043557 A JP2021043557 A JP 2021043557A JP 2019163383 A JP2019163383 A JP 2019163383A JP 2019163383 A JP2019163383 A JP 2019163383A JP 2021043557 A JP2021043557 A JP 2021043557A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- terminals
- output
- chip
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 42
- 238000007689 inspection Methods 0.000 claims abstract description 59
- 238000001514 detection method Methods 0.000 claims abstract description 29
- 238000012544 monitoring process Methods 0.000 abstract description 35
- 101000741396 Chlamydia muridarum (strain MoPn / Nigg) Probable oxidoreductase TC_0900 Proteins 0.000 description 31
- 101000741399 Chlamydia pneumoniae Probable oxidoreductase CPn_0761/CP_1111/CPj0761/CpB0789 Proteins 0.000 description 31
- 101000741400 Chlamydia trachomatis (strain D/UW-3/Cx) Probable oxidoreductase CT_610 Proteins 0.000 description 31
- 238000012360 testing method Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 9
- 230000007547 defect Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 239000000470 constituent Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000003708 edge detection Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/1201—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising I/O circuitry
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318371—Methodologies therefor, e.g. algorithms, procedures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3037—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a memory, e.g. virtual memory, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3055—Monitoring arrangements for monitoring the status of the computing system or of the computing system component, e.g. monitoring if the computing system is on, off, available, not available
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/12015—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising clock generation or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/14—Implementation of control logic, e.g. test mode decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/32—Serial access; Scan testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/54—Arrangements for designing test circuits, e.g. design for test [DFT] tools
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
- G06F11/3419—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/32—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C2029/3202—Scan chain
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
Description
図1は、検査対象の不揮発性メモリチップを含むメモリシステムの構成例を示すブロック図である。本実施形態のメモリシステムは、メモリコントローラ1と不揮発性メモリ群2aとを備える。メモリシステムは、ホストと接続可能である。ホストは、例えば、パーソナルコンピュータ、携帯端末などの電子機器である。
RAM11は、ホストから受信したユーザデータを不揮発性メモリ群2aへ記憶するまでに一時格納したり、不揮発性メモリ群2aから読み出したデータをホストへ送信するまでに一時格納する。RAM11は、例えば、SRAM(Static Random Access Memory)やDRAM(Dynamic Random Access Memory)などの汎用メモリである。
図2は不揮発性メモリチップ2の構成例を示すブロック図である。不揮発性メモリチップ2は、ロジック制御回路21、入出力回路22、メモリセルアレイ23、センスアンプ24、ロウデコーダ25、レジスタ26、制御回路27、電圧生成回路28、入出力用パッド群32、ロジック制御用パッド群34、及び、電源入力用端子群35を備えている。
本実施の形態においては、ロジック制御回路21には、接続状態検査回路40が設けられている。接続状態検査回路40は、不揮発性メモリチップ2の各端子の接続状態の検査のために、検査対象の端子の接続状態を監視し、監視結果を出力する。
Claims (9)
- 半導体チップ上の端子の接続状態を監視可能な半導体装置であって、
検査パターンが入力される前記半導体チップ上の複数の端子のそれぞれの端子レベルを、検出信号に基づいて取得するセレクタと、
前記半導体チップを識別するチップアドレスと前記複数の端子に対応する複数の前記端子レベルとに基づくラッチデータを、前記検出信号に基づいて記憶するメモリと、
前記検査パターンに対応した複数のラッチデータを、前記検出信号に基づいて前記メモリから読み出して出力する出力回路と、
検査モード時に入力されるクロックのエッジを検出することで前記検出信号を発生して、前記セレクタ、メモリ及び出力回路を活性化するタイミング制御回路と
を具備する半導体装置。 - 前記セレクタは、前記複数の端子として制御端子の端子レベルを取得する
請求項1に記載の半導体装置。 - 前記タイミング制御回路は、前記検査モード時以外にはハイレベル又はローレベルに固定された端子を介して前記クロックを取り込む
請求項1に記載の半導体装置。 - 前記出力回路は、前記複数のラッチデータを前記半導体チップ上の入出力端子を介して出力する
請求項1に記載の半導体装置。 - 前記メモリは、前記セレクタが端子レベルを取得する端子数と同数の前記ラッチデータを記憶する
請求項1に記載の半導体装置。 - 前記ラッチデータのビット数は、前記セレクタが端子レベルを検出する端子数と前記チップアドレスのビット数との和である
請求項1に記載の半導体装置。 - 前記出力回路は、前記検査パターンに対応した全てのラッチデータが前記メモリに記憶された後、前記メモリに記憶されたラッチデータを順次出力するように構成される
請求項1に記載の半導体装置。 - 前記半導体チップを複数備え、
異なる半導体チップ上の端子同士は、共通接続されている
請求項1に記載の半導体装置。 - 前記異なる半導体チップ上の入出力端子同士は、共通接続されており、
前記出力回路は、前記複数のラッチデータを前記半導体チップ上の入出力端子を介して出力するものであって、前記半導体チップ毎に、前記ラッチデータを出力する前記入出力端子を設定する
請求項8に記載の半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019163383A JP7330825B2 (ja) | 2019-09-06 | 2019-09-06 | 半導体装置 |
US16/807,266 US11392478B2 (en) | 2019-09-06 | 2020-03-03 | Semiconductor device |
US17/843,500 US11726895B2 (en) | 2019-09-06 | 2022-06-17 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019163383A JP7330825B2 (ja) | 2019-09-06 | 2019-09-06 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021043557A true JP2021043557A (ja) | 2021-03-18 |
JP7330825B2 JP7330825B2 (ja) | 2023-08-22 |
Family
ID=74851170
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019163383A Active JP7330825B2 (ja) | 2019-09-06 | 2019-09-06 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (2) | US11392478B2 (ja) |
JP (1) | JP7330825B2 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7330825B2 (ja) * | 2019-09-06 | 2023-08-22 | キオクシア株式会社 | 半導体装置 |
US11513976B2 (en) * | 2020-03-31 | 2022-11-29 | Western Digital Technologies, Inc. | Advanced CE encoding for bus multiplexer grid for SSD |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0843494A (ja) * | 1994-08-02 | 1996-02-16 | Hitachi Ltd | 電子回路 |
JP2001141794A (ja) * | 1999-11-09 | 2001-05-25 | Nec Shizuoka Ltd | 半導体集積回路 |
US20080159030A1 (en) * | 2007-01-03 | 2008-07-03 | Samsung Electronics Co., Ltd. | Address pin reduction mode circuit with parallel input for semiconductor memory device and test method using the same |
JP2012189432A (ja) * | 2011-03-10 | 2012-10-04 | Elpida Memory Inc | 半導体装置 |
US20140003170A1 (en) * | 2012-06-28 | 2014-01-02 | SK Hynix Inc. | Integrated circuit chip and memory device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61181975A (ja) | 1985-02-08 | 1986-08-14 | Hitachi Ltd | モジユ−ル型集積回路装置 |
JP2003309183A (ja) * | 2002-04-17 | 2003-10-31 | Toshiba Corp | 半導体システム、半導体システムの接続テスト方法及び半導体システムの製造方法 |
JP2006268935A (ja) | 2005-03-23 | 2006-10-05 | Toshiba Corp | 半導体装置 |
JP4215023B2 (ja) * | 2005-04-13 | 2009-01-28 | ソニー株式会社 | 複数の半導体集積回路を備えた半導体装置及び半導体集積回路間の接続状態の検査方法 |
JP2007226711A (ja) * | 2006-02-27 | 2007-09-06 | Hitachi Ltd | 集積回路装置、集積回路装置の診断方法、および診断回路 |
JP5000900B2 (ja) | 2006-03-02 | 2012-08-15 | ルネサスエレクトロニクス株式会社 | マルチチップ装置 |
US7631231B2 (en) * | 2006-04-19 | 2009-12-08 | Silicon Storage Technology, Inc. | Method and apparatus for testing the connectivity of a flash memory chip |
WO2011061796A1 (ja) * | 2009-11-18 | 2011-05-26 | 株式会社アドバンテスト | 受信装置、試験装置、受信方法、および試験方法 |
JP6488699B2 (ja) * | 2014-12-26 | 2019-03-27 | 富士通株式会社 | 試験回路および試験回路の制御方法 |
JP7330825B2 (ja) * | 2019-09-06 | 2023-08-22 | キオクシア株式会社 | 半導体装置 |
-
2019
- 2019-09-06 JP JP2019163383A patent/JP7330825B2/ja active Active
-
2020
- 2020-03-03 US US16/807,266 patent/US11392478B2/en active Active
-
2022
- 2022-06-17 US US17/843,500 patent/US11726895B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0843494A (ja) * | 1994-08-02 | 1996-02-16 | Hitachi Ltd | 電子回路 |
JP2001141794A (ja) * | 1999-11-09 | 2001-05-25 | Nec Shizuoka Ltd | 半導体集積回路 |
US20080159030A1 (en) * | 2007-01-03 | 2008-07-03 | Samsung Electronics Co., Ltd. | Address pin reduction mode circuit with parallel input for semiconductor memory device and test method using the same |
JP2012189432A (ja) * | 2011-03-10 | 2012-10-04 | Elpida Memory Inc | 半導体装置 |
US20140003170A1 (en) * | 2012-06-28 | 2014-01-02 | SK Hynix Inc. | Integrated circuit chip and memory device |
Also Published As
Publication number | Publication date |
---|---|
US11726895B2 (en) | 2023-08-15 |
US20210073101A1 (en) | 2021-03-11 |
JP7330825B2 (ja) | 2023-08-22 |
US11392478B2 (en) | 2022-07-19 |
US20220318121A1 (en) | 2022-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7508724B2 (en) | Circuit and method for testing multi-device systems | |
US7937631B2 (en) | Method for self-test and self-repair in a multi-chip package environment | |
JP5127737B2 (ja) | 半導体装置 | |
US8724410B2 (en) | Semiconductor memory device and method for testing same | |
US20070192657A1 (en) | Configuring flash memory | |
JP2013182659A (ja) | メモリ装置、テスト装置及びこれらの動作方法並びにメモリシステム及び伝送動作方法 | |
US9672939B2 (en) | Memory devices, testing systems and methods | |
US11726895B2 (en) | Semiconductor device | |
US8074144B2 (en) | Semiconductor storage device | |
KR102253011B1 (ko) | 리페어 회로 및 이를 포함하는 반도체 메모리 장치 | |
US20100096629A1 (en) | Multi-chip module for automatic failure analysis | |
US8867287B2 (en) | Test circuit and method of semiconductor memory apparatus | |
US9576680B1 (en) | Semiconductor devices | |
KR101282722B1 (ko) | 메모리 장치 및 메모리 장치의 테스트 방법 | |
US10134484B2 (en) | Semiconductor devices, semiconductor systems including the same, methods of testing the same | |
KR20150006167A (ko) | 반도체 시스템 및 그 리페어 방법 | |
JP4939428B2 (ja) | 試験装置 | |
KR100609573B1 (ko) | 플래시 메모리 장치 및 그의 테스트 방법 | |
JP2007287292A (ja) | 半導体集積回路装置 | |
US20160300626A1 (en) | Semiconductor system and method for testing semiconductor device | |
JP2013196713A (ja) | 半導体装置の試験方法 | |
KR20120078218A (ko) | 반도체 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220322 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230222 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230314 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230414 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230711 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230809 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 7330825 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |