JP2019510366A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2019510366A5 JP2019510366A5 JP2018539823A JP2018539823A JP2019510366A5 JP 2019510366 A5 JP2019510366 A5 JP 2019510366A5 JP 2018539823 A JP2018539823 A JP 2018539823A JP 2018539823 A JP2018539823 A JP 2018539823A JP 2019510366 A5 JP2019510366 A5 JP 2019510366A5
- Authority
- JP
- Japan
- Prior art keywords
- surface energy
- substrate
- opening
- defining
- depositing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201662288253P | 2016-01-28 | 2016-01-28 | |
| US62/288,253 | 2016-01-28 | ||
| PCT/US2017/015097 WO2017132351A1 (en) | 2016-01-28 | 2017-01-26 | Methods of spin-on deposition of metal oxides |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019510366A JP2019510366A (ja) | 2019-04-11 |
| JP2019510366A5 true JP2019510366A5 (enExample) | 2020-04-16 |
| JP6928764B2 JP6928764B2 (ja) | 2021-09-01 |
Family
ID=59387626
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018539823A Active JP6928764B2 (ja) | 2016-01-28 | 2017-01-26 | 金属酸化物のスピンオン堆積の方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US10141183B2 (enExample) |
| JP (1) | JP6928764B2 (enExample) |
| KR (1) | KR102405203B1 (enExample) |
| CN (1) | CN108701587B (enExample) |
| TW (1) | TWI643251B (enExample) |
| WO (1) | WO2017132351A1 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9991156B2 (en) * | 2016-06-03 | 2018-06-05 | International Business Machines Corporation | Self-aligned quadruple patterning (SAQP) for routing layouts including multi-track jogs |
| US11276572B2 (en) * | 2017-12-08 | 2022-03-15 | Tokyo Electron Limited | Technique for multi-patterning substrates |
| US10354922B1 (en) | 2017-12-27 | 2019-07-16 | International Business Machines Corporation | Simplified block patterning with wet strippable hardmask for high-energy implantation |
| US10707232B2 (en) | 2018-05-14 | 2020-07-07 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device using a porosity in a sacrificial pattern, and fabricating equipment for semiconductor device using the same |
| US10573520B2 (en) | 2018-06-12 | 2020-02-25 | International Business Machines Corporation | Multiple patterning scheme integration with planarized cut patterning |
| CN111415860A (zh) * | 2019-01-07 | 2020-07-14 | 东京毅力科创株式会社 | 用于对基底进行多重图案化的方法 |
| US12487523B2 (en) | 2020-09-30 | 2025-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ deposition and densification treatment for metal-comprising resist layer |
| TW202313209A (zh) * | 2021-05-28 | 2023-04-01 | 日商三菱綜合材料股份有限公司 | 金屬化合物膜之製造方法 |
| JP7743733B2 (ja) * | 2021-08-31 | 2025-09-25 | 富士電機株式会社 | 半導体装置の製造方法 |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69939514D1 (de) * | 1998-03-17 | 2008-10-23 | Seiko Epson Corp | Verfahren zur herstellung einer strukturierten dünnschichtvorrichtung |
| JP2000251663A (ja) * | 1999-02-25 | 2000-09-14 | Canon Inc | 電子放出素子、電子源、画像形成装置及びそれらの製造方法 |
| US6730597B1 (en) | 2000-08-03 | 2004-05-04 | Texas Instruments Incorporated | Pre-ECD wet surface modification to improve wettability and reduced void defect |
| GB0207134D0 (en) * | 2002-03-27 | 2002-05-08 | Cambridge Display Tech Ltd | Method of preparation of organic optoelectronic and electronic devices and devices thereby obtained |
| US6972261B2 (en) * | 2002-06-27 | 2005-12-06 | Xerox Corporation | Method for fabricating fine features by jet-printing and surface treatment |
| GB0215858D0 (en) * | 2002-07-09 | 2002-08-14 | Cambridge Display Tech Ltd | Patterning method |
| JP4538259B2 (ja) * | 2003-04-23 | 2010-09-08 | 東京エレクトロン株式会社 | 層間絶縁膜の表面改質方法及び表面改質装置 |
| US7686978B2 (en) * | 2003-09-24 | 2010-03-30 | E. I. Du Pont De Nemours And Company | Method for the application of active materials onto active surfaces and devices made with such methods |
| KR20050064265A (ko) | 2003-12-23 | 2005-06-29 | 주식회사 하이닉스반도체 | 반도체 소자의 절연막 패터닝 방법 |
| US20050239295A1 (en) * | 2004-04-27 | 2005-10-27 | Wang Pei-L | Chemical treatment of material surfaces |
| WO2006071938A1 (en) | 2004-12-29 | 2006-07-06 | E. I. Dupont De Nemours And Company | Coated substrate and method of making same |
| US20090071837A1 (en) * | 2005-11-18 | 2009-03-19 | Mikael Fredenberg | Master electrode and method of forming it |
| KR101194839B1 (ko) * | 2006-02-28 | 2012-10-25 | 삼성전자주식회사 | 나노결정을 포함하는 메모리 소자 및 그 제조 방법 |
| US20070254402A1 (en) * | 2006-04-27 | 2007-11-01 | Robert Rotzoll | Structure and fabrication of self-aligned high-performance organic fets |
| EP1976019B1 (en) * | 2007-03-29 | 2011-06-15 | Korea Advanced Institute of Science and Technology | Thin film transistor including titanium oxides as active layer and method of manufacturing the same |
| JP5194645B2 (ja) * | 2007-08-29 | 2013-05-08 | ソニー株式会社 | 半導体装置の製造方法 |
| KR20160040319A (ko) * | 2007-10-01 | 2016-04-12 | 씬 필름 일렉트로닉스 에이에스에이 | 전기 활성 디바이스 및 그 제조 방법 |
| US8114301B2 (en) * | 2008-05-02 | 2012-02-14 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
| US8551566B2 (en) * | 2009-02-19 | 2013-10-08 | Massachusetts Institute Of Technology | Directed material assembly |
| JP5254381B2 (ja) * | 2011-02-23 | 2013-08-07 | 株式会社東芝 | パターン形成方法 |
| WO2013158527A1 (en) * | 2012-04-16 | 2013-10-24 | Brewer Science Inc. | Silicon hardmask layer for directed self-assembly |
| US9136123B2 (en) * | 2013-01-19 | 2015-09-15 | Rohm And Haas Electronic Materials Llc | Hardmask surface treatment |
| US9502231B2 (en) * | 2013-03-12 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoresist layer and method |
| GB2514401B (en) * | 2013-05-23 | 2017-08-23 | Cambridge Display Tech Ltd | Inkjet Devices |
| US9761449B2 (en) * | 2013-12-30 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gap filling materials and methods |
-
2017
- 2017-01-26 US US15/416,645 patent/US10141183B2/en active Active
- 2017-01-26 CN CN201780013847.5A patent/CN108701587B/zh active Active
- 2017-01-26 KR KR1020187024190A patent/KR102405203B1/ko active Active
- 2017-01-26 WO PCT/US2017/015097 patent/WO2017132351A1/en not_active Ceased
- 2017-01-26 JP JP2018539823A patent/JP6928764B2/ja active Active
- 2017-02-02 TW TW106103428A patent/TWI643251B/zh active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2019510366A5 (enExample) | ||
| JP5883621B2 (ja) | インプリントで誘導されるブロック共重合体のパターン化のためのシステムおよび方法 | |
| CN107112212B (zh) | 使用接枝聚合物材料图案化基底 | |
| TWI661466B (zh) | 使用具有多種材料之一層的基板圖案化方法 | |
| JP2019514066A5 (enExample) | ||
| US9159579B2 (en) | Lithography using multilayer spacer for reduced spacer footing | |
| TW201614811A (en) | Nanocrystalline diamond carbon film for 3D NAND hardmask application | |
| JP2018137435A5 (enExample) | ||
| KR102328551B1 (ko) | 복수의 재료의 층을 이용하여 기판을 패터닝하는 방법 | |
| TW201619435A (zh) | 用於無空隙鈷間隙填充的方法 | |
| JP2018530156A5 (enExample) | ||
| JP2014505369A5 (enExample) | ||
| JP2015502039A5 (enExample) | ||
| TW201007391A (en) | Within-sequence metrology based process tuning for adaptive self-aligned double patterning | |
| JP2015142083A5 (enExample) | ||
| JP6928764B2 (ja) | 金属酸化物のスピンオン堆積の方法 | |
| JP2018512727A5 (enExample) | ||
| US20150031207A1 (en) | Forming multiple gate length transistor gates using sidewall spacers | |
| JP2017228580A5 (enExample) | ||
| JP2017506428A (ja) | 原子層堆積を用いずに自己整合ダブルパターニングを行う方法 | |
| KR20190142407A (ko) | 첨단 패턴화 적용을 위한 원위치의 선택적 증착 및 에칭 | |
| WO2015069894A3 (en) | Method for depositing metal layers on germanium-containing films using metal chloride precursors | |
| JP2010503993A (ja) | リフトオフ・パターニング向けの向上したエッチング技法 | |
| CN104067343A (zh) | 制造器件的方法 | |
| KR102462051B1 (ko) | 진보된 콘택 홀 패터닝 방법 |