KR102405203B1 - 금속 산화물의 스핀온 퇴적 방법 - Google Patents

금속 산화물의 스핀온 퇴적 방법 Download PDF

Info

Publication number
KR102405203B1
KR102405203B1 KR1020187024190A KR20187024190A KR102405203B1 KR 102405203 B1 KR102405203 B1 KR 102405203B1 KR 1020187024190 A KR1020187024190 A KR 1020187024190A KR 20187024190 A KR20187024190 A KR 20187024190A KR 102405203 B1 KR102405203 B1 KR 102405203B1
Authority
KR
South Korea
Prior art keywords
surface energy
modification treatment
deposition
filler
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020187024190A
Other languages
English (en)
Korean (ko)
Other versions
KR20180100070A (ko
Inventor
니하르 모한티
리오르 훌리
제프리 스미스
리처드 패럴
Original Assignee
도쿄엘렉트론가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도쿄엘렉트론가부시키가이샤 filed Critical 도쿄엘렉트론가부시키가이샤
Publication of KR20180100070A publication Critical patent/KR20180100070A/ko
Application granted granted Critical
Publication of KR102405203B1 publication Critical patent/KR102405203B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02359—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the surface groups of the insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523—Pulsed gas flow or change of composition over time
    • C23C16/45525—Atomic layer deposition [ALD]
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/16—Coating processes; Apparatus therefor
    • G03F7/162—Coating on a rotating support, e.g. using a whirler or a spinner
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
    • H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02334—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment in-situ cleaning after layer formation, e.g. removing process residues
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)
  • Crystallography & Structural Chemistry (AREA)
KR1020187024190A 2016-01-28 2017-01-26 금속 산화물의 스핀온 퇴적 방법 Active KR102405203B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201662288253P 2016-01-28 2016-01-28
US62/288,253 2016-01-28
PCT/US2017/015097 WO2017132351A1 (en) 2016-01-28 2017-01-26 Methods of spin-on deposition of metal oxides

Publications (2)

Publication Number Publication Date
KR20180100070A KR20180100070A (ko) 2018-09-06
KR102405203B1 true KR102405203B1 (ko) 2022-06-02

Family

ID=59387626

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020187024190A Active KR102405203B1 (ko) 2016-01-28 2017-01-26 금속 산화물의 스핀온 퇴적 방법

Country Status (6)

Country Link
US (1) US10141183B2 (enExample)
JP (1) JP6928764B2 (enExample)
KR (1) KR102405203B1 (enExample)
CN (1) CN108701587B (enExample)
TW (1) TWI643251B (enExample)
WO (1) WO2017132351A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9991156B2 (en) * 2016-06-03 2018-06-05 International Business Machines Corporation Self-aligned quadruple patterning (SAQP) for routing layouts including multi-track jogs
US11276572B2 (en) * 2017-12-08 2022-03-15 Tokyo Electron Limited Technique for multi-patterning substrates
US10354922B1 (en) 2017-12-27 2019-07-16 International Business Machines Corporation Simplified block patterning with wet strippable hardmask for high-energy implantation
US10707232B2 (en) 2018-05-14 2020-07-07 Samsung Electronics Co., Ltd. Method for fabricating semiconductor device using a porosity in a sacrificial pattern, and fabricating equipment for semiconductor device using the same
US10573520B2 (en) 2018-06-12 2020-02-25 International Business Machines Corporation Multiple patterning scheme integration with planarized cut patterning
CN111415860A (zh) * 2019-01-07 2020-07-14 东京毅力科创株式会社 用于对基底进行多重图案化的方法
US12487523B2 (en) 2020-09-30 2025-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. In-situ deposition and densification treatment for metal-comprising resist layer
TW202313209A (zh) * 2021-05-28 2023-04-01 日商三菱綜合材料股份有限公司 金屬化合物膜之製造方法
JP7743733B2 (ja) * 2021-08-31 2025-09-25 富士電機株式会社 半導体装置の製造方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000353594A (ja) * 1998-03-17 2000-12-19 Seiko Epson Corp 薄膜パターニング用基板
JP2004343087A (ja) * 2003-04-23 2004-12-02 Tokyo Electron Ltd 層間絶縁膜の表面改質方法及び表面改質装置
JP2009059731A (ja) * 2007-08-29 2009-03-19 Sony Corp 半導体装置の製造方法及び固体撮像素子
JP2009516080A (ja) * 2005-11-18 2009-04-16 レプリソールス テクノロジーズ アーベー 電極およびその形成方法
JP2014167098A (ja) 2013-01-19 2014-09-11 Rohm & Haas Electronic Materials Llc ハードマスク表面処理

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000251663A (ja) * 1999-02-25 2000-09-14 Canon Inc 電子放出素子、電子源、画像形成装置及びそれらの製造方法
US6730597B1 (en) 2000-08-03 2004-05-04 Texas Instruments Incorporated Pre-ECD wet surface modification to improve wettability and reduced void defect
GB0207134D0 (en) * 2002-03-27 2002-05-08 Cambridge Display Tech Ltd Method of preparation of organic optoelectronic and electronic devices and devices thereby obtained
US6972261B2 (en) * 2002-06-27 2005-12-06 Xerox Corporation Method for fabricating fine features by jet-printing and surface treatment
GB0215858D0 (en) * 2002-07-09 2002-08-14 Cambridge Display Tech Ltd Patterning method
US7686978B2 (en) * 2003-09-24 2010-03-30 E. I. Du Pont De Nemours And Company Method for the application of active materials onto active surfaces and devices made with such methods
KR20050064265A (ko) 2003-12-23 2005-06-29 주식회사 하이닉스반도체 반도체 소자의 절연막 패터닝 방법
US20050239295A1 (en) * 2004-04-27 2005-10-27 Wang Pei-L Chemical treatment of material surfaces
WO2006071938A1 (en) 2004-12-29 2006-07-06 E. I. Dupont De Nemours And Company Coated substrate and method of making same
KR101194839B1 (ko) * 2006-02-28 2012-10-25 삼성전자주식회사 나노결정을 포함하는 메모리 소자 및 그 제조 방법
US20070254402A1 (en) * 2006-04-27 2007-11-01 Robert Rotzoll Structure and fabrication of self-aligned high-performance organic fets
EP1976019B1 (en) * 2007-03-29 2011-06-15 Korea Advanced Institute of Science and Technology Thin film transistor including titanium oxides as active layer and method of manufacturing the same
KR20160040319A (ko) * 2007-10-01 2016-04-12 씬 필름 일렉트로닉스 에이에스에이 전기 활성 디바이스 및 그 제조 방법
US8114301B2 (en) * 2008-05-02 2012-02-14 Micron Technology, Inc. Graphoepitaxial self-assembly of arrays of downward facing half-cylinders
US8551566B2 (en) * 2009-02-19 2013-10-08 Massachusetts Institute Of Technology Directed material assembly
JP5254381B2 (ja) * 2011-02-23 2013-08-07 株式会社東芝 パターン形成方法
WO2013158527A1 (en) * 2012-04-16 2013-10-24 Brewer Science Inc. Silicon hardmask layer for directed self-assembly
US9502231B2 (en) * 2013-03-12 2016-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Photoresist layer and method
GB2514401B (en) * 2013-05-23 2017-08-23 Cambridge Display Tech Ltd Inkjet Devices
US9761449B2 (en) * 2013-12-30 2017-09-12 Taiwan Semiconductor Manufacturing Company, Ltd. Gap filling materials and methods

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000353594A (ja) * 1998-03-17 2000-12-19 Seiko Epson Corp 薄膜パターニング用基板
JP2004343087A (ja) * 2003-04-23 2004-12-02 Tokyo Electron Ltd 層間絶縁膜の表面改質方法及び表面改質装置
JP2009516080A (ja) * 2005-11-18 2009-04-16 レプリソールス テクノロジーズ アーベー 電極およびその形成方法
JP2009059731A (ja) * 2007-08-29 2009-03-19 Sony Corp 半導体装置の製造方法及び固体撮像素子
JP2014167098A (ja) 2013-01-19 2014-09-11 Rohm & Haas Electronic Materials Llc ハードマスク表面処理

Also Published As

Publication number Publication date
US20170221704A1 (en) 2017-08-03
KR20180100070A (ko) 2018-09-06
CN108701587A (zh) 2018-10-23
TW201738939A (zh) 2017-11-01
WO2017132351A1 (en) 2017-08-03
CN108701587B (zh) 2023-04-21
US10141183B2 (en) 2018-11-27
TWI643251B (zh) 2018-12-01
JP6928764B2 (ja) 2021-09-01
JP2019510366A (ja) 2019-04-11

Similar Documents

Publication Publication Date Title
KR102405203B1 (ko) 금속 산화물의 스핀온 퇴적 방법
TWI625764B (zh) 次解析度基板圖案化所用之蝕刻遮罩的形成方法
US9911646B2 (en) Self-aligned double spacer patterning process
US10020196B2 (en) Methods of forming etch masks for sub-resolution substrate patterning
US10366890B2 (en) Method for patterning a substrate using a layer with multiple materials
US9831117B2 (en) Self-aligned double spacer patterning process
US9064813B2 (en) Trench patterning with block first sidewall image transfer
CN109075123B (zh) 用于使用具有多种材料的层对基板进行图案化的方法
US20180138078A1 (en) Method for Regulating Hardmask Over-Etch for Multi-Patterning Processes
JP2018531506A6 (ja) サブ解像度基板パターニングのためのエッチングマスクを形成する方法
KR102230086B1 (ko) 분해능이하 기판 패터닝 방법
EP3067917A1 (en) A process for forming an aperture in a pattern layer

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20180822

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
AMND Amendment
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20200401

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20210531

Patent event code: PE09021S01D

AMND Amendment
E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20220126

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20210531

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

X091 Application refused [patent]
AMND Amendment
PX0901 Re-examination

Patent event code: PX09011S01I

Patent event date: 20220126

Comment text: Decision to Refuse Application

Patent event code: PX09012R01I

Patent event date: 20210831

Comment text: Amendment to Specification, etc.

Patent event code: PX09012R01I

Patent event date: 20200401

Comment text: Amendment to Specification, etc.

PX0701 Decision of registration after re-examination

Patent event date: 20220321

Comment text: Decision to Grant Registration

Patent event code: PX07013S01D

Patent event date: 20220228

Comment text: Amendment to Specification, etc.

Patent event code: PX07012R01I

Patent event date: 20220126

Comment text: Decision to Refuse Application

Patent event code: PX07011S01I

Patent event date: 20210831

Comment text: Amendment to Specification, etc.

Patent event code: PX07012R01I

Patent event date: 20200401

Comment text: Amendment to Specification, etc.

Patent event code: PX07012R01I

X701 Decision to grant (after re-examination)
GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20220530

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20220530

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20250407

Start annual number: 4

End annual number: 4