KR102405203B1 - 금속 산화물의 스핀온 퇴적 방법 - Google Patents
금속 산화물의 스핀온 퇴적 방법 Download PDFInfo
- Publication number
- KR102405203B1 KR102405203B1 KR1020187024190A KR20187024190A KR102405203B1 KR 102405203 B1 KR102405203 B1 KR 102405203B1 KR 1020187024190 A KR1020187024190 A KR 1020187024190A KR 20187024190 A KR20187024190 A KR 20187024190A KR 102405203 B1 KR102405203 B1 KR 102405203B1
- Authority
- KR
- South Korea
- Prior art keywords
- surface energy
- modification treatment
- deposition
- filler
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H10P14/6342—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02359—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the surface groups of the insulating layer
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/16—Coating processes; Apparatus therefor
- G03F7/162—Coating on a rotating support, e.g. using a whirler or a spinner
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02334—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment in-situ cleaning after layer formation, e.g. removing process residues
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
-
- H10P14/6508—
-
- H10P14/6514—
-
- H10P14/69394—
-
- H10P76/405—
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Metallurgy (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Formation Of Insulating Films (AREA)
- Crystallography & Structural Chemistry (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201662288253P | 2016-01-28 | 2016-01-28 | |
| US62/288,253 | 2016-01-28 | ||
| PCT/US2017/015097 WO2017132351A1 (en) | 2016-01-28 | 2017-01-26 | Methods of spin-on deposition of metal oxides |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20180100070A KR20180100070A (ko) | 2018-09-06 |
| KR102405203B1 true KR102405203B1 (ko) | 2022-06-02 |
Family
ID=59387626
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020187024190A Active KR102405203B1 (ko) | 2016-01-28 | 2017-01-26 | 금속 산화물의 스핀온 퇴적 방법 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US10141183B2 (enExample) |
| JP (1) | JP6928764B2 (enExample) |
| KR (1) | KR102405203B1 (enExample) |
| CN (1) | CN108701587B (enExample) |
| TW (1) | TWI643251B (enExample) |
| WO (1) | WO2017132351A1 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9991156B2 (en) * | 2016-06-03 | 2018-06-05 | International Business Machines Corporation | Self-aligned quadruple patterning (SAQP) for routing layouts including multi-track jogs |
| US11276572B2 (en) * | 2017-12-08 | 2022-03-15 | Tokyo Electron Limited | Technique for multi-patterning substrates |
| US10354922B1 (en) | 2017-12-27 | 2019-07-16 | International Business Machines Corporation | Simplified block patterning with wet strippable hardmask for high-energy implantation |
| US10707232B2 (en) | 2018-05-14 | 2020-07-07 | Samsung Electronics Co., Ltd. | Method for fabricating semiconductor device using a porosity in a sacrificial pattern, and fabricating equipment for semiconductor device using the same |
| US10573520B2 (en) | 2018-06-12 | 2020-02-25 | International Business Machines Corporation | Multiple patterning scheme integration with planarized cut patterning |
| CN111415860A (zh) * | 2019-01-07 | 2020-07-14 | 东京毅力科创株式会社 | 用于对基底进行多重图案化的方法 |
| US12487523B2 (en) | 2020-09-30 | 2025-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ deposition and densification treatment for metal-comprising resist layer |
| US20240261818A1 (en) * | 2021-05-28 | 2024-08-08 | Mitsubishi Materials Corporation | Method of manufacturing metal compound film |
| JP7743733B2 (ja) * | 2021-08-31 | 2025-09-25 | 富士電機株式会社 | 半導体装置の製造方法 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000353594A (ja) * | 1998-03-17 | 2000-12-19 | Seiko Epson Corp | 薄膜パターニング用基板 |
| JP2004343087A (ja) * | 2003-04-23 | 2004-12-02 | Tokyo Electron Ltd | 層間絶縁膜の表面改質方法及び表面改質装置 |
| JP2009059731A (ja) * | 2007-08-29 | 2009-03-19 | Sony Corp | 半導体装置の製造方法及び固体撮像素子 |
| JP2009516080A (ja) * | 2005-11-18 | 2009-04-16 | レプリソールス テクノロジーズ アーベー | 電極およびその形成方法 |
| JP2014167098A (ja) | 2013-01-19 | 2014-09-11 | Rohm & Haas Electronic Materials Llc | ハードマスク表面処理 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000251663A (ja) * | 1999-02-25 | 2000-09-14 | Canon Inc | 電子放出素子、電子源、画像形成装置及びそれらの製造方法 |
| US6730597B1 (en) | 2000-08-03 | 2004-05-04 | Texas Instruments Incorporated | Pre-ECD wet surface modification to improve wettability and reduced void defect |
| GB0207134D0 (en) * | 2002-03-27 | 2002-05-08 | Cambridge Display Tech Ltd | Method of preparation of organic optoelectronic and electronic devices and devices thereby obtained |
| US6972261B2 (en) * | 2002-06-27 | 2005-12-06 | Xerox Corporation | Method for fabricating fine features by jet-printing and surface treatment |
| GB0215858D0 (en) * | 2002-07-09 | 2002-08-14 | Cambridge Display Tech Ltd | Patterning method |
| US7686978B2 (en) | 2003-09-24 | 2010-03-30 | E. I. Du Pont De Nemours And Company | Method for the application of active materials onto active surfaces and devices made with such methods |
| KR20050064265A (ko) * | 2003-12-23 | 2005-06-29 | 주식회사 하이닉스반도체 | 반도체 소자의 절연막 패터닝 방법 |
| US20050239295A1 (en) | 2004-04-27 | 2005-10-27 | Wang Pei-L | Chemical treatment of material surfaces |
| JP5324103B2 (ja) * | 2004-12-29 | 2013-10-23 | イー・アイ・デュポン・ドウ・ヌムール・アンド・カンパニー | 基体構造を有する閉じ込め構造、電子デバイス及びその形成方法 |
| KR101194839B1 (ko) * | 2006-02-28 | 2012-10-25 | 삼성전자주식회사 | 나노결정을 포함하는 메모리 소자 및 그 제조 방법 |
| US20070254402A1 (en) * | 2006-04-27 | 2007-11-01 | Robert Rotzoll | Structure and fabrication of self-aligned high-performance organic fets |
| EP1976019B1 (en) * | 2007-03-29 | 2011-06-15 | Korea Advanced Institute of Science and Technology | Thin film transistor including titanium oxides as active layer and method of manufacturing the same |
| SG2012070850A (en) * | 2007-10-01 | 2014-04-28 | Kovio Inc | Profile engineered thin film devices and structures |
| US8114301B2 (en) * | 2008-05-02 | 2012-02-14 | Micron Technology, Inc. | Graphoepitaxial self-assembly of arrays of downward facing half-cylinders |
| US8551566B2 (en) * | 2009-02-19 | 2013-10-08 | Massachusetts Institute Of Technology | Directed material assembly |
| JP5254381B2 (ja) * | 2011-02-23 | 2013-08-07 | 株式会社東芝 | パターン形成方法 |
| CN104380194B (zh) * | 2012-04-16 | 2019-05-31 | 布鲁尔科技公司 | 用于导向自组装的硅硬掩模层 |
| US9502231B2 (en) * | 2013-03-12 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoresist layer and method |
| GB2514401B (en) * | 2013-05-23 | 2017-08-23 | Cambridge Display Tech Ltd | Inkjet Devices |
| US9761449B2 (en) * | 2013-12-30 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gap filling materials and methods |
-
2017
- 2017-01-26 JP JP2018539823A patent/JP6928764B2/ja active Active
- 2017-01-26 KR KR1020187024190A patent/KR102405203B1/ko active Active
- 2017-01-26 WO PCT/US2017/015097 patent/WO2017132351A1/en not_active Ceased
- 2017-01-26 US US15/416,645 patent/US10141183B2/en active Active
- 2017-01-26 CN CN201780013847.5A patent/CN108701587B/zh active Active
- 2017-02-02 TW TW106103428A patent/TWI643251B/zh active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000353594A (ja) * | 1998-03-17 | 2000-12-19 | Seiko Epson Corp | 薄膜パターニング用基板 |
| JP2004343087A (ja) * | 2003-04-23 | 2004-12-02 | Tokyo Electron Ltd | 層間絶縁膜の表面改質方法及び表面改質装置 |
| JP2009516080A (ja) * | 2005-11-18 | 2009-04-16 | レプリソールス テクノロジーズ アーベー | 電極およびその形成方法 |
| JP2009059731A (ja) * | 2007-08-29 | 2009-03-19 | Sony Corp | 半導体装置の製造方法及び固体撮像素子 |
| JP2014167098A (ja) | 2013-01-19 | 2014-09-11 | Rohm & Haas Electronic Materials Llc | ハードマスク表面処理 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20170221704A1 (en) | 2017-08-03 |
| JP2019510366A (ja) | 2019-04-11 |
| TW201738939A (zh) | 2017-11-01 |
| CN108701587A (zh) | 2018-10-23 |
| CN108701587B (zh) | 2023-04-21 |
| KR20180100070A (ko) | 2018-09-06 |
| US10141183B2 (en) | 2018-11-27 |
| WO2017132351A1 (en) | 2017-08-03 |
| JP6928764B2 (ja) | 2021-09-01 |
| TWI643251B (zh) | 2018-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102405203B1 (ko) | 금속 산화물의 스핀온 퇴적 방법 | |
| US10366890B2 (en) | Method for patterning a substrate using a layer with multiple materials | |
| TWI625764B (zh) | 次解析度基板圖案化所用之蝕刻遮罩的形成方法 | |
| US9911646B2 (en) | Self-aligned double spacer patterning process | |
| US10020196B2 (en) | Methods of forming etch masks for sub-resolution substrate patterning | |
| US9831117B2 (en) | Self-aligned double spacer patterning process | |
| US9064813B2 (en) | Trench patterning with block first sidewall image transfer | |
| CN109075123B (zh) | 用于使用具有多种材料的层对基板进行图案化的方法 | |
| US20180138078A1 (en) | Method for Regulating Hardmask Over-Etch for Multi-Patterning Processes | |
| JP2018531506A6 (ja) | サブ解像度基板パターニングのためのエッチングマスクを形成する方法 | |
| KR102230086B1 (ko) | 분해능이하 기판 패터닝 방법 | |
| EP3067917A1 (en) | A process for forming an aperture in a pattern layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| AMND | Amendment | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| AMND | Amendment | ||
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
St.27 status event code: N-2-6-B10-B15-exm-PE0601 |
|
| X091 | Application refused [patent] | ||
| AMND | Amendment | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PX0901 | Re-examination |
St.27 status event code: A-2-3-E10-E12-rex-PX0901 |
|
| PX0701 | Decision of registration after re-examination |
St.27 status event code: A-3-4-F10-F13-rex-PX0701 |
|
| X701 | Decision to grant (after re-examination) | ||
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |