JP2019087591A5 - - Google Patents

Download PDF

Info

Publication number
JP2019087591A5
JP2019087591A5 JP2017213329A JP2017213329A JP2019087591A5 JP 2019087591 A5 JP2019087591 A5 JP 2019087591A5 JP 2017213329 A JP2017213329 A JP 2017213329A JP 2017213329 A JP2017213329 A JP 2017213329A JP 2019087591 A5 JP2019087591 A5 JP 2019087591A5
Authority
JP
Japan
Prior art keywords
trench
layer
base layer
conductivity type
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017213329A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019087591A (ja
JP7009933B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2017213329A priority Critical patent/JP7009933B2/ja
Priority claimed from JP2017213329A external-priority patent/JP7009933B2/ja
Priority to PCT/JP2018/040772 priority patent/WO2019088241A1/ja
Priority to CN201880071034.6A priority patent/CN111295765B/zh
Publication of JP2019087591A publication Critical patent/JP2019087591A/ja
Publication of JP2019087591A5 publication Critical patent/JP2019087591A5/ja
Priority to US16/862,790 priority patent/US11508836B2/en
Application granted granted Critical
Publication of JP7009933B2 publication Critical patent/JP7009933B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017213329A 2017-11-03 2017-11-03 半導体装置 Active JP7009933B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2017213329A JP7009933B2 (ja) 2017-11-03 2017-11-03 半導体装置
PCT/JP2018/040772 WO2019088241A1 (ja) 2017-11-03 2018-11-01 半導体装置
CN201880071034.6A CN111295765B (zh) 2017-11-03 2018-11-01 半导体装置
US16/862,790 US11508836B2 (en) 2017-11-03 2020-04-30 Semiconductor device including trench gate structure with specific volume ratio of gate electrodes

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017213329A JP7009933B2 (ja) 2017-11-03 2017-11-03 半導体装置

Publications (3)

Publication Number Publication Date
JP2019087591A JP2019087591A (ja) 2019-06-06
JP2019087591A5 true JP2019087591A5 (https=) 2020-04-09
JP7009933B2 JP7009933B2 (ja) 2022-01-26

Family

ID=66333276

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017213329A Active JP7009933B2 (ja) 2017-11-03 2017-11-03 半導体装置

Country Status (4)

Country Link
US (1) US11508836B2 (https=)
JP (1) JP7009933B2 (https=)
CN (1) CN111295765B (https=)
WO (1) WO2019088241A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20250142878A1 (en) * 2023-10-25 2025-05-01 Hon Young Semiconductor Corporation Semiconductor device and manufacturing method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2874062B2 (ja) * 1991-02-25 1999-03-24 松下電子工業株式会社 薄膜トランジスタの製造方法
TW442972B (en) * 1999-10-01 2001-06-23 Anpec Electronics Corp Fabricating method of trench-type gate power metal oxide semiconductor field effect transistor
US7217950B2 (en) * 2002-10-11 2007-05-15 Nissan Motor Co., Ltd. Insulated gate tunnel-injection device having heterojunction and method for manufacturing the same
JP4534500B2 (ja) * 2003-05-14 2010-09-01 株式会社デンソー 半導体装置の製造方法
JP4791723B2 (ja) * 2004-10-18 2011-10-12 株式会社東芝 半導体装置及びその製造方法
JP2007005723A (ja) * 2005-06-27 2007-01-11 Toshiba Corp 半導体装置
JP2007043123A (ja) 2005-07-01 2007-02-15 Toshiba Corp 半導体装置
JP2007088010A (ja) 2005-09-20 2007-04-05 Denso Corp 半導体装置およびその製造方法
JP5609939B2 (ja) * 2011-09-27 2014-10-22 株式会社デンソー 半導体装置
JP2013251397A (ja) 2012-05-31 2013-12-12 Denso Corp 半導体装置
JP5935948B2 (ja) * 2013-08-06 2016-06-15 富士電機株式会社 トレンチゲートmos型半導体装置およびその製造方法
JP6566512B2 (ja) 2014-04-15 2019-08-28 ローム株式会社 半導体装置および半導体装置の製造方法
JP6459791B2 (ja) * 2014-07-14 2019-01-30 株式会社デンソー 半導体装置およびその製造方法
JP2014232895A (ja) 2014-09-11 2014-12-11 株式会社村田製作所 積層セラミックコンデンサ
KR102509260B1 (ko) * 2015-11-20 2023-03-14 삼성디스플레이 주식회사 실리콘 연마 슬러리, 다결정 실리콘의 연마방법 및 박막 트랜지스터 기판의 제조방법
US10643852B2 (en) * 2016-09-30 2020-05-05 Semiconductor Components Industries, Llc Process of forming an electronic device including exposing a substrate to an oxidizing ambient

Similar Documents

Publication Publication Date Title
JP2019054071A5 (https=)
JP2014053606A5 (https=)
CN109860197A (zh) 三维存储器及形成三维存储器的方法
JP2018046255A5 (https=)
JP2018046253A5 (https=)
JP2012060115A5 (https=)
JP2019054070A5 (https=)
JP2012064849A5 (https=)
JP2010114152A5 (https=)
JP2019046909A5 (https=)
JP2014175518A5 (https=)
JP2012209547A5 (https=)
JP2009164558A5 (https=)
JP2015057850A5 (https=)
JP2014064005A5 (https=)
JP2014515560A5 (https=)
JP2019536274A5 (https=)
JP2011086941A5 (https=)
JP2018148044A5 (https=)
JP2013059855A5 (https=)
JP2017005117A5 (https=)
JP2019145708A5 (https=)
JP2015225872A5 (https=)
JP2013219348A5 (https=)
JP2016111084A (ja) 半導体装置とその製造方法