JP2018516490A5 - - Google Patents

Download PDF

Info

Publication number
JP2018516490A5
JP2018516490A5 JP2017553088A JP2017553088A JP2018516490A5 JP 2018516490 A5 JP2018516490 A5 JP 2018516490A5 JP 2017553088 A JP2017553088 A JP 2017553088A JP 2017553088 A JP2017553088 A JP 2017553088A JP 2018516490 A5 JP2018516490 A5 JP 2018516490A5
Authority
JP
Japan
Prior art keywords
pulse
connectors
digits
wire interface
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017553088A
Other languages
English (en)
Japanese (ja)
Other versions
JP6808641B2 (ja
JP2018516490A (ja
Filing date
Publication date
Priority claimed from US15/084,171 external-priority patent/US9621332B2/en
Application filed filed Critical
Publication of JP2018516490A publication Critical patent/JP2018516490A/ja
Publication of JP2018516490A5 publication Critical patent/JP2018516490A5/ja
Application granted granted Critical
Publication of JP6808641B2 publication Critical patent/JP6808641B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017553088A 2015-04-13 2016-03-30 パルスベースのマルチワイヤリンクのためのクロックおよびデータ復元 Expired - Fee Related JP6808641B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562146801P 2015-04-13 2015-04-13
US62/146,801 2015-04-13
US15/084,171 US9621332B2 (en) 2015-04-13 2016-03-29 Clock and data recovery for pulse based multi-wire link
US15/084,171 2016-03-29
PCT/US2016/025094 WO2016167973A1 (en) 2015-04-13 2016-03-30 Clock and data recovery for pulse based multi-wire link

Publications (3)

Publication Number Publication Date
JP2018516490A JP2018516490A (ja) 2018-06-21
JP2018516490A5 true JP2018516490A5 (enExample) 2019-04-25
JP6808641B2 JP6808641B2 (ja) 2021-01-06

Family

ID=57111958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017553088A Expired - Fee Related JP6808641B2 (ja) 2015-04-13 2016-03-30 パルスベースのマルチワイヤリンクのためのクロックおよびデータ復元

Country Status (6)

Country Link
US (3) US9621332B2 (enExample)
EP (1) EP3284229B1 (enExample)
JP (1) JP6808641B2 (enExample)
KR (1) KR20170137735A (enExample)
CN (2) CN111371542B (enExample)
WO (1) WO2016167973A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
KR20170005330A (ko) * 2015-07-03 2017-01-12 에스케이하이닉스 주식회사 클럭 생성 회로 및 방법, 이를 이용한 반도체 장치 및 전자 시스템
TW201830940A (zh) * 2017-02-08 2018-08-16 陳淑玲 三線式傳輸的穿戴裝置
US10219073B1 (en) * 2017-11-20 2019-02-26 Ford Global Technologies, Llc Vehicle audio system
US10790997B2 (en) 2019-01-23 2020-09-29 Cisco Technology, Inc. Transmission of pulse power and data in a communications network
US11061456B2 (en) 2019-01-23 2021-07-13 Cisco Technology, Inc. Transmission of pulse power and data over a wire pair
US11251706B2 (en) * 2019-05-15 2022-02-15 Texas Instruments Incorporated Multiphase switched mode power supply clocking circuits and related methods
KR20210088808A (ko) 2020-01-06 2021-07-15 삼성전자주식회사 전자 장치 및 전자 장치의 동작 방법
KR102817517B1 (ko) * 2020-04-20 2025-06-10 주식회사 엘엑스세미콘 데이터구동장치 및 이의 구동 방법

Family Cites Families (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3401235A (en) * 1964-12-29 1968-09-10 Bell Telephone Labor Inc Time division communication system
US4661310A (en) * 1983-10-27 1987-04-28 Westinghouse Electric Corp Pulsed multichannel protection system with saturable core magnetic logic units
JPH0654016A (ja) * 1992-08-03 1994-02-25 Fujitsu Ltd スキュー補正回路
JP3129903B2 (ja) * 1994-01-19 2001-01-31 東京エレクトロン株式会社 符号化方法
JPH0946378A (ja) * 1995-07-27 1997-02-14 Meidensha Corp シリアル・データ伝送装置の転送データ変調／復調方式
JPH1188442A (ja) * 1997-09-16 1999-03-30 Yokogawa Electric Corp データ通信装置
US6577232B1 (en) * 1998-11-02 2003-06-10 Pittway Corporation Monopolar, synchronized communication system
JP2000307561A (ja) * 1999-04-21 2000-11-02 Hitachi Ltd バスシステム装置
KR100944843B1 (ko) * 2000-12-15 2010-03-04 콸콤 인코포레이티드 높은 데이터 레이트의 신호 전송을 위한 통신 프로토콜 및 인터페이스의 형성과 구현
US6835772B2 (en) 2001-01-29 2004-12-28 Ohashi Chemical Industries Ltd. Low-temperature curing, favorable feel coating composition
CN1575448A (zh) * 2001-09-06 2005-02-02 高通股份有限公司 用于高数据速率信号传送的通信协议和接口的产生和实现
US7126378B2 (en) * 2003-12-17 2006-10-24 Rambus, Inc. High speed signaling system with adaptive transmit pre-emphasis
US8068485B2 (en) * 2003-05-01 2011-11-29 Genesis Microchip Inc. Multimedia interface
DE602004028144D1 (de) * 2003-10-22 2010-08-26 Nxp Bv Verfahren und einrichtung zum senden von daten über mehrere übertragungsleitungen
US7308058B2 (en) 2003-10-27 2007-12-11 Rambus Inc. Transparent multi-mode PAM interface
SG126752A1 (en) * 2004-03-05 2006-11-29 Infineon Technologies Ag Protocols for transmission of data, in particular over telephone lines
US8811456B2 (en) * 2006-04-19 2014-08-19 Qualcomm Incorporated Apparatus and method of low latency multi-hop communication
US20070259629A1 (en) * 2006-04-26 2007-11-08 Qualcomm Incorporated Duty cycling power scheme
EP1976140A1 (en) * 2007-03-26 2008-10-01 Nokia Siemens Networks Gmbh & Co. Kg Method and device for reducing transmission power of packet oriented data and communication system comprising such device
US8649460B2 (en) 2007-06-05 2014-02-11 Rambus Inc. Techniques for multi-wire encoding with an embedded clock
US7890788B2 (en) 2007-07-09 2011-02-15 John Yin Clock data recovery and synchronization in interconnected devices
US8291207B2 (en) * 2009-05-18 2012-10-16 Stmicroelectronics, Inc. Frequency and symbol locking using signal generated clock frequency and symbol identification
US9401828B2 (en) * 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
GB2499699A (en) * 2011-12-14 2013-08-28 Wolfson Ltd Digital data transmission involving the position of and duration of data pulses within transfer periods
US8653868B2 (en) * 2012-06-28 2014-02-18 Intel Corporation Low power data recovery
JP2014053705A (ja) * 2012-09-06 2014-03-20 Canon Inc 信号伝送方法、及び伝送装置
US9363071B2 (en) 2013-03-07 2016-06-07 Qualcomm Incorporated Circuit to recover a clock signal from multiple wire data signals that changes state every state cycle and is immune to data inter-lane skew as well as data state transition glitches
US9374216B2 (en) 2013-03-20 2016-06-21 Qualcomm Incorporated Multi-wire open-drain link with data symbol transition based clocking
US9178690B2 (en) 2013-10-03 2015-11-03 Qualcomm Incorporated N factorial dual data rate clock and data recovery
US9118457B2 (en) 2013-03-15 2015-08-25 Qualcomm Incorporated Multi-wire single-ended push-pull link with data symbol transition based clocking
US9054941B2 (en) 2013-07-18 2015-06-09 Rf Micro Devices, Inc. Clock and data recovery using dual manchester encoded data streams
US9130735B2 (en) 2013-07-22 2015-09-08 Qualcomm Incorporated Multi-phase clock generation method
US9137008B2 (en) * 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9276731B2 (en) * 2013-08-08 2016-03-01 Qualcomm Incorporated N-phase signal transition alignment
JP6317474B2 (ja) * 2014-02-02 2018-04-25 カンドウ ラボズ ソシエテ アノニム 制約ｉｓｉ比を用いる低電力チップ間通信の方法および装置
US20150220472A1 (en) 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
KR101615813B1 (ko) * 2014-05-30 2016-05-13 엘지디스플레이 주식회사 시분할 구동방식의 터치 센싱 장치
US9112550B1 (en) * 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
US9621332B2 (en) 2015-04-13 2017-04-11 Qualcomm Incorporated Clock and data recovery for pulse based multi-wire link
US10313068B1 (en) * 2018-04-24 2019-06-04 Qualcomm Incorporated Signal monitoring and measurement for a multi-wire, multi-phase interface

Similar Documents

Publication Publication Date Title
JP2018516490A5 (enExample)
JP2016539533A5 (enExample)
US4276656A (en) Apparatus and method for replacement of a parallel, computer-to-peripheral wire link with a serial optical link
KR101800157B1 (ko) 데이터 심볼 트랜지션 기반 클록킹에 의한 멀티-와이어 싱글 엔드 푸시-풀 링크
JP2017510006A5 (enExample)
KR102205823B1 (ko) 다중 와이어 데이터 신호들을 위한 클록 복원 회로
US4350973A (en) Receiver apparatus for converting optically encoded binary data to electrical signals
JP6808641B2 (ja) パルスベースのマルチワイヤリンクのためのクロックおよびデータ復元
US10216690B2 (en) Single-wire interface bus transceiver system based on I2C-bus, and associated method for communication of single-wire interface bus
CN101247128A (zh) 带同步时钟的脉宽调制式光纤通信编码/解码方法及电路
EP3029857B1 (en) Multi-stage amplitude modulation-based methods, apparatuses and systems for coding and decoding visible light signal
US5862180A (en) Differential encoding of self-clocking data streams
JP2018501706A5 (enExample)
KR102243771B1 (ko) 직렬 측파대 시그널링 링크
WO2015131203A1 (en) Clock-embedded vector signaling codes
CN101867417B (zh) 基于光纤多路耦合的单向传输方法
CN102694759A (zh) 用于可编程逻辑器件的高速串行接口的信号丢失检测器
CN102681954A (zh) 使用总线倒置以减少同时信号切换
CN106063181B (zh) 接收机电路和在接收机电路上操作的方法
US20140161442A1 (en) Data sending or receiving method, device, and apparatus used in optical fiber transmission
CN107077448A (zh) 用于多模总线的同时边缘翻转免疫电路
EP3029859B1 (en) Error retransmission mechanism-comprised methods, apparatuses and systems for transmitting and receiving visible light signal
CN111464238A (zh) 可见光通信方法和计算机可读介质
KR102108380B1 (ko) 송신 데이터 오류를 복구하도록 작동하는 인터페이스 회로
CN111949590B (zh) 一种可跨fpga平台的高速通讯方法