JP2018113399A - 回路部品の製造方法および回路部品 - Google Patents
回路部品の製造方法および回路部品 Download PDFInfo
- Publication number
- JP2018113399A JP2018113399A JP2017004186A JP2017004186A JP2018113399A JP 2018113399 A JP2018113399 A JP 2018113399A JP 2017004186 A JP2017004186 A JP 2017004186A JP 2017004186 A JP2017004186 A JP 2017004186A JP 2018113399 A JP2018113399 A JP 2018113399A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- mold
- mounted substrate
- inter
- circuit component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 34
- 239000003566 sealing material Substances 0.000 claims abstract description 16
- 238000000465 moulding Methods 0.000 claims abstract description 8
- 239000000758 substrate Substances 0.000 claims description 321
- 229920005989 resin Polymers 0.000 claims description 127
- 239000011347 resin Substances 0.000 claims description 127
- 238000000034 method Methods 0.000 claims description 34
- 239000012530 fluid Substances 0.000 claims description 30
- 238000012545 processing Methods 0.000 claims description 14
- 238000004891 communication Methods 0.000 claims description 10
- 239000004020 conductor Substances 0.000 claims description 10
- 238000007789 sealing Methods 0.000 claims description 9
- 230000008054 signal transmission Effects 0.000 claims description 9
- 230000009969 flowable effect Effects 0.000 claims description 7
- 238000003825 pressing Methods 0.000 claims description 3
- 238000002360 preparation method Methods 0.000 claims 2
- 239000008393 encapsulating agent Substances 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 description 24
- 239000002184 metal Substances 0.000 description 24
- 238000005520 cutting process Methods 0.000 description 17
- 239000000463 material Substances 0.000 description 17
- 230000006870 function Effects 0.000 description 11
- 239000007788 liquid Substances 0.000 description 7
- 239000007787 solid Substances 0.000 description 5
- 238000002844 melting Methods 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 239000006061 abrasive grain Substances 0.000 description 3
- 239000011888 foil Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000001721 transfer moulding Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 238000000748 compression moulding Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000000155 melt Substances 0.000 description 2
- 238000010248 power generation Methods 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000001746 injection moulding Methods 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920006122 polyamide resin Polymers 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229920005992 thermoplastic resin Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
図1(a)〜(d)に、実施形態1の回路部品の製造方法および回路部品について図解する模式的な断面図を示す。以下、図1(a)〜(d)を参照して、実施形態1の回路部品の製造方法について説明する。実施形態1では、トランスファ成形により、回路部品を製造している点に特徴がある。
図2(a)〜(e)に、実施形態2の回路部品の製造方法および回路部品について図解する模式的な断面図を示す。以下、図2(a)〜(e)を参照して、実施形態2の回路部品の製造方法について説明する。実施形態2では、圧縮成形により、複数個の回路部品を製造している点に特徴がある。
図3(a)〜(c)に、実施形態3の回路部品の製造方法および回路部品について図解する模式的な断面図を示す。以下、図3(a)〜(c)を参照して、実施形態3の回路部品の製造方法について説明する。実施形態3では、第1実装済基板10の基板10aに平板状ではない基板を用いている点に特徴がある。
Claims (12)
- 一方の面に第1電子部品が実装された第1実装済基板と、一方の面に第2電子部品が実装された第2実装済基板とを有する回路部品の製造方法であって、
前記第1実装済基板の他方の面が第1型の型面に配置されるように、前記第1型の型面に前記第1実装済基板を設置する工程と、
前記第2実装済基板の他方の面が第2型の型面に配置されるように、前記第1型の前記型面に相対向する前記第2型の前記型面に前記第2実装済基板を設置する工程と、
前記第1型と前記第2型とを含む成形型に封止材を供給する工程と、
前記第1型と前記第2型との型締めをする工程と、
前記第1型と前記第2型との型締めをする工程の後に、前記第1実装済基板の前記一方の面と前記第2実装済基板の前記一方の面との間の空間において、前記封止材から生成された流動性樹脂を硬化させて硬化樹脂を成形する工程と、
前記硬化樹脂によって前記第1電子部品と前記第2電子部品とを樹脂封止する工程と、
前記第1電子部品と前記第2電子部品とが樹脂封止された封止済部材を取り出す工程とを含み、
前記第1実装済基板と前記第2実装済基板との少なくとも一方には、前記回路部品と前記回路部品の外部との間において電気信号の授受を行う信号授受部が設けられ、
前記第1実装済基板を設置する工程において前記第1型の凹部または凸部と前記第1実装済基板の凸部または凹部とを嵌め合わせることによる位置決め、および、前記第2実装済基板を設置する工程において前記第2型の凹部または凸部と前記第2実装済基板の凸部または凹部とを嵌め合わせることによる位置決め、の少なくとも一方を行なう、回路部品の製造方法。 - 前記型締めをする工程の前に、前記封止材を供給する工程を行ない、
前記型締めをする工程の後であって前記硬化樹脂を成形する工程の前に、前記第1実装済基板の前記一方の面と前記第2実装済基板の前記一方の面との間の空間に前記空間の外部から前記流動性樹脂を流し込む、請求項1に記載の回路部品の製造方法。 - 前記型締めをする工程の前に、前記封止材を供給する工程を行ない、
前記封止材を供給する工程において、前記第1実装済基板の前記一方の面の上と前記第2実装済基板の前記一方の面の上とのうち少なくともいずれか一方に前記封止材を供給する、請求項1に記載の回路部品の製造方法。 - 前記封止済部材を追加工する工程をさらに含む、請求項1〜3のいずれか1項に記載の回路部品の製造方法。
- 前記第1実装済基板の前記一方の面が持つ第1基板間接続用パッドに前記第1実装済基板の前記一方の面から突出する接続用部材が設けられた、前記第1実装済基板を準備する工程と、
前記第2実装済基板の前記一方の面が持つ第2基板間接続用パッドに導電性材料が設けられた、前記第2実装済基板を準備する工程とを含み、
前記第1型と前記第2型との型締めをする工程において、前記接続用部材と前記第2基板間接続用パッドとが接触し、
前記流動性樹脂が硬化する温度において前記導電性材料は軟化する特性を持ち、
前記硬化樹脂を成形する工程において前記導電性材料が軟化した後に硬化する、請求項1に記載の回路部品の製造方法。 - 前記第1実装済基板の前記一方の面が持つ第1基板間接続用パッドに前記第1実装済基板の前記一方の面から突出する接続用部材が設けられた、前記第1実装済基板を準備する工程と、
前記第2実装済基板の前記一方の面に第2基板間接続用パッドが設けられた、前記第2実装済基板を準備する工程とを含み、
前記硬化樹脂を成形する工程において、前記流動性樹脂を硬化させて前記硬化樹脂を成形する際に発生する圧縮応力が前記接続用部材を前記第2基板間接続用パッドに押し付けることによって、前記接続用部材と前記第2基板間接続用パッドとを電気的に接続する、請求項1に記載の回路部品の製造方法。 - 第1実装済基板と第2実装済基板とを有する回路部品であって、
一方の面を持つ前記第1実装済基板と、
前記第1実装済基板の前記一方の面に相対向する一方の面を持つ前記第2実装済基板と、
前記第1実装済基板の前記一方の面に実装された第1電子部品と、
前記第2実装済基板の前記一方の面に実装された第2電子部品と、
前記第1実装済基板の前記一方の面に設けられた第1基板間接続用パッドと、
前記第1実装済基板の前記一方の面において、前記第1基板間接続用パッドから突出して設けられた接続用部材と、
前記第2実装済基板の前記一方の面に設けられた、前記第1基板間接続用パッドに相対向する第2基板間接続用パッドと、
前記第1実装済基板と前記第2実装済基板との少なくとも一方に設けられた、前記回路部品と前記回路部品の外部との間において電気信号の授受を行う信号授受部と、
前記第1実装済基板の前記一方の面と前記第2実装済基板の前記一方の面との間の空間に設けられた硬化樹脂と、
前記第1実装済基板の他方の面と前記第2実装済基板の他方の面との少なくとも一方に設けられた、前記硬化樹脂を成形する際に使用される第1型と第2型との少なくとも一方に対する位置決めに使用される凸部または凹部を有する封止済部材における、少なくとも一部分に形成された被加工面とを含み、
少なくとも前記第1電子部品と前記第2電子部品と前記第1基板間接続用パッドと前記接続用部材と前記第2基板間接続用パッドとが、前記硬化樹脂によって樹脂封止され、
前記第1基板間接続用パッドと前記第2基板間接続用パッドとが前記接続用部材によって電気的に接続される、回路部品。 - 前記接続用部材と前記第2基板間接続用パッドとが直接的に接触することによって、または、前記接続用部材と前記第2基板間接続用パッドとが導電性材料を介して間接的に接触することによって、前記第1基板間接続用パッドと前記第2基板間接続用パッドとが電気的に接続される、請求項7に記載の回路部品。
- 前記接続用部材と前記第2基板間接続用パッドとが直接的に接触した状態において、前記流動性樹脂を硬化させて前記硬化樹脂を成形する際に発生する圧縮応力が前記接続用部材を前記第2基板間接続用パッドに押し付けることによって、前記第1基板間接続用パッドと前記接続用部材と前記第2基板間接続用パッドとが電気的に接続される、請求項7に記載の回路部品。
- 前記第1実装済基板の前記他方の面と前記第2実装済基板の前記他方の面との少なくとも一方に設けられ特定の機能を有する機能部を含む、請求項7に記載の回路部品。
- 前記信号授受部はコネクタおよびケーブルの少なくとも一方を含む、請求項7に記載の回路部品。
- 前記信号授受部は無線通信用ICを含む、請求項7に記載の回路部品。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017004186A JP2018113399A (ja) | 2017-01-13 | 2017-01-13 | 回路部品の製造方法および回路部品 |
TW106138419A TWI658518B (zh) | 2017-01-13 | 2017-11-07 | 電路零件的製造方法及電路零件 |
KR1020170166503A KR20180083789A (ko) | 2017-01-13 | 2017-12-06 | 회로 부품의 제조 방법 및 회로 부품 |
CN201810032382.4A CN108321092B (zh) | 2017-01-13 | 2018-01-12 | 电路部件的制造方法和电路部件 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017004186A JP2018113399A (ja) | 2017-01-13 | 2017-01-13 | 回路部品の製造方法および回路部品 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018113399A true JP2018113399A (ja) | 2018-07-19 |
JP2018113399A5 JP2018113399A5 (ja) | 2019-04-11 |
Family
ID=62893671
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017004186A Pending JP2018113399A (ja) | 2017-01-13 | 2017-01-13 | 回路部品の製造方法および回路部品 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP2018113399A (ja) |
KR (1) | KR20180083789A (ja) |
CN (1) | CN108321092B (ja) |
TW (1) | TWI658518B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11621181B2 (en) * | 2020-05-05 | 2023-04-04 | Asmpt Singapore Pte. Ltd. | Dual-sided molding for encapsulating electronic devices |
CN111883516A (zh) * | 2020-07-24 | 2020-11-03 | 青岛歌尔智能传感器有限公司 | 集成模组的封装结构及其封装方法、以及电子设备 |
JP2022046921A (ja) * | 2020-09-11 | 2022-03-24 | セイコーエプソン株式会社 | 電子デバイスの製造方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005004563A1 (ja) * | 2003-07-03 | 2005-01-13 | Hitachi, Ltd. | モジュール装置及びその製造方法 |
JP2010045315A (ja) * | 2008-08-18 | 2010-02-25 | Denso Corp | 電子制御装置の製造方法及び電子制御装置 |
JP2010192810A (ja) * | 2009-02-20 | 2010-09-02 | Epson Toyocom Corp | 電子デバイスの製造方法および電子デバイス |
JP2015076547A (ja) * | 2013-10-10 | 2015-04-20 | 株式会社デンソー | 電子装置およびその製造方法 |
WO2016056387A1 (ja) * | 2014-10-07 | 2016-04-14 | 株式会社村田製作所 | 高周波通信モジュール及び高周波通信装置 |
JP2016103616A (ja) * | 2014-11-28 | 2016-06-02 | Towa株式会社 | 電子部品、その製造方法及び製造装置 |
JP2016162840A (ja) * | 2015-02-27 | 2016-09-05 | Towa株式会社 | 電子部品、その製造方法及び製造装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201138582A (en) * | 2010-04-23 | 2011-11-01 | Meiko Electronics Co Ltd | Substrate with built-in components, multilayer substrate using the same, and manufacturing method of substrate with built-in components |
-
2017
- 2017-01-13 JP JP2017004186A patent/JP2018113399A/ja active Pending
- 2017-11-07 TW TW106138419A patent/TWI658518B/zh active
- 2017-12-06 KR KR1020170166503A patent/KR20180083789A/ko not_active Application Discontinuation
-
2018
- 2018-01-12 CN CN201810032382.4A patent/CN108321092B/zh active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005004563A1 (ja) * | 2003-07-03 | 2005-01-13 | Hitachi, Ltd. | モジュール装置及びその製造方法 |
JP2010045315A (ja) * | 2008-08-18 | 2010-02-25 | Denso Corp | 電子制御装置の製造方法及び電子制御装置 |
JP2010192810A (ja) * | 2009-02-20 | 2010-09-02 | Epson Toyocom Corp | 電子デバイスの製造方法および電子デバイス |
JP2015076547A (ja) * | 2013-10-10 | 2015-04-20 | 株式会社デンソー | 電子装置およびその製造方法 |
WO2016056387A1 (ja) * | 2014-10-07 | 2016-04-14 | 株式会社村田製作所 | 高周波通信モジュール及び高周波通信装置 |
JP2016103616A (ja) * | 2014-11-28 | 2016-06-02 | Towa株式会社 | 電子部品、その製造方法及び製造装置 |
JP2016162840A (ja) * | 2015-02-27 | 2016-09-05 | Towa株式会社 | 電子部品、その製造方法及び製造装置 |
Also Published As
Publication number | Publication date |
---|---|
CN108321092B (zh) | 2021-04-06 |
TWI658518B (zh) | 2019-05-01 |
KR20180083789A (ko) | 2018-07-23 |
TW201826411A (zh) | 2018-07-16 |
CN108321092A (zh) | 2018-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3277996B2 (ja) | 回路装置、その製造方法 | |
JP4699353B2 (ja) | 代替のflmpパッケージ設計およびそのパッケージ製造方法 | |
TW418511B (en) | Packaged device of exposed heat sink | |
KR101847691B1 (ko) | 전자 부품의 제조 방법 및 제조 장치 | |
EP2565913B1 (en) | Method for encapsulating of a semiconductor | |
CN100568498C (zh) | 半导体器件及其制造方法 | |
KR101928681B1 (ko) | 전력용 반도체 장치 및 그 제조 방법 | |
CN105762084B (zh) | 倒装芯片的封装方法及封装装置 | |
TW200901435A (en) | Apparatus for packaging semiconductor devices, packaged semiconductor components, methods of manufacturing apparatus for packaging semiconductor devices, and methods of manufacturing semiconductor components | |
JP2001094020A (ja) | ストリップ形状のヒート・スプレッダを備えたフリップ・チップ・パッケージおよび製造方法 | |
US20170365518A1 (en) | Semiconductor packages with sub-terminals and related methods | |
JP6400509B2 (ja) | 電子部品の製造方法 | |
JPH09252065A (ja) | 半導体装置及びその製造方法及び基板フレーム | |
KR20170016550A (ko) | 반도체 패키지의 제조 방법 | |
JP2011187574A (ja) | 半導体装置及びその製造方法並びに電子装置 | |
CN108321092B (zh) | 电路部件的制造方法和电路部件 | |
CN108538728B (zh) | 制造半导体器件的方法 | |
JP2005303251A (ja) | 集積回路のパッケージ方法 | |
US7602060B2 (en) | Heat spreader in a flip chip package | |
US10784224B2 (en) | Semiconductor devices with underfill control features, and associated systems and methods | |
CN108400218B (zh) | 一种基于csp型式的led封装方法 | |
JP2002093982A (ja) | 半導体装置及びその製造方法 | |
KR20080074468A (ko) | 초음파를 이용한 반도체 칩의 표면실장방법 | |
JP3398580B2 (ja) | 半導体装置の製造方法及び基板フレーム | |
US20070273010A1 (en) | Design and Method for Attaching a Die to a Leadframe in a Semiconductor Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190225 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190225 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190913 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190924 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20191105 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20200107 |