JP2017175633A5 - - Google Patents

Download PDF

Info

Publication number
JP2017175633A5
JP2017175633A5 JP2017087237A JP2017087237A JP2017175633A5 JP 2017175633 A5 JP2017175633 A5 JP 2017175633A5 JP 2017087237 A JP2017087237 A JP 2017087237A JP 2017087237 A JP2017087237 A JP 2017087237A JP 2017175633 A5 JP2017175633 A5 JP 2017175633A5
Authority
JP
Japan
Prior art keywords
input terminal
signal
gate
latch
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017087237A
Other languages
English (en)
Japanese (ja)
Other versions
JP6386130B2 (ja
JP2017175633A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2017087237A priority Critical patent/JP6386130B2/ja
Priority claimed from JP2017087237A external-priority patent/JP6386130B2/ja
Publication of JP2017175633A publication Critical patent/JP2017175633A/ja
Publication of JP2017175633A5 publication Critical patent/JP2017175633A5/ja
Application granted granted Critical
Publication of JP6386130B2 publication Critical patent/JP6386130B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017087237A 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ Expired - Fee Related JP6386130B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017087237A JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017087237A JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2016512183A Division JP6246903B2 (ja) 2013-05-08 2013-05-08 動的な電力を減らすためのフリップフロップ

Publications (3)

Publication Number Publication Date
JP2017175633A JP2017175633A (ja) 2017-09-28
JP2017175633A5 true JP2017175633A5 (enExample) 2017-12-14
JP6386130B2 JP6386130B2 (ja) 2018-09-05

Family

ID=59972277

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017087237A Expired - Fee Related JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Country Status (1)

Country Link
JP (1) JP6386130B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111224644B (zh) * 2019-11-19 2023-10-10 华南理工大学 一种低功耗的d触发器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3211952B2 (ja) * 1998-05-28 2001-09-25 日本電気株式会社 同期化回路
JP2001308686A (ja) * 2000-04-24 2001-11-02 Fujitsu Ltd フリップフロップ
JP2004072426A (ja) * 2002-08-06 2004-03-04 Renesas Technology Corp マスタースレーブフリップフロップ回路
JP2011171916A (ja) * 2010-02-17 2011-09-01 Toshiba Corp フリップフロップ回路およびラッチ回路
JP5807333B2 (ja) * 2011-01-27 2015-11-10 ソニー株式会社 ディレイラッチ回路、および、ディレイフリップフロップ

Similar Documents

Publication Publication Date Title
CN104769841B (zh) 用于降低动态功率的时钟门控电路
US9641159B1 (en) Flip-flop circuit
CN105191127B (zh) 用于降低动态功率的触发器
US20150358004A1 (en) D-type flip-flop and clock generating circuit
CN104104377B (zh) 时钟门控电路
CN105471409A (zh) 具有共享反相器的低面积触发器
JP2010239325A5 (enExample)
JP2017055332A5 (enExample)
JP5120785B2 (ja) 非同期式論理回路の論理回路設計装置、論理回路設計方法および論理回路設計プログラム
CN106169921B (zh) 用于低功率脉冲触发的触发器的条件式脉冲发生器电路
JP6467878B2 (ja) マルチプレクサ
JP2017175633A5 (enExample)
US9276575B2 (en) Low leakage state retention synchronizer
EP2241008B1 (en) System and method of conditional control of latch circuit devices
US9013218B2 (en) Dual-port negative level sensitive reset data retention latch
US9479147B2 (en) Synchroniser flip-flop
US9018976B2 (en) Dual-port positive level sensitive reset preset data retention latch
US9148152B1 (en) Device for maintaining synchronization of plurality of field programmable gate arrays (FPGAs)
MY198541A (en) Clock signal polarity controlling circuit
KR20110131481A (ko) 고속 플립플롭 회로 및 그 구성 방법
Bandi et al. Explicit pulse triggered flip flop design based on a signal feed-through scheme
US9270257B2 (en) Dual-port positive level sensitive reset data retention latch
US9520862B2 (en) Dual-port negative level sensitive reset preset data retention latch
TWI459401B (zh) 應用於一記憶體電路內複數個記憶區塊的栓鎖系統
US9088271B2 (en) Dual-port positive level sensitive data retention latch