JP6386130B2 - 動的な電力を減らすためのフリップフロップ - Google Patents

動的な電力を減らすためのフリップフロップ Download PDF

Info

Publication number
JP6386130B2
JP6386130B2 JP2017087237A JP2017087237A JP6386130B2 JP 6386130 B2 JP6386130 B2 JP 6386130B2 JP 2017087237 A JP2017087237 A JP 2017087237A JP 2017087237 A JP2017087237 A JP 2017087237A JP 6386130 B2 JP6386130 B2 JP 6386130B2
Authority
JP
Japan
Prior art keywords
gate
signal
input terminal
latch
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2017087237A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017175633A (ja
JP2017175633A5 (enExample
Inventor
ヤンフェイ・カイ
キアン・ダイ
シュアンク・ファン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to JP2017087237A priority Critical patent/JP6386130B2/ja
Publication of JP2017175633A publication Critical patent/JP2017175633A/ja
Publication of JP2017175633A5 publication Critical patent/JP2017175633A5/ja
Application granted granted Critical
Publication of JP6386130B2 publication Critical patent/JP6386130B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

JP2017087237A 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ Expired - Fee Related JP6386130B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017087237A JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017087237A JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2016512183A Division JP6246903B2 (ja) 2013-05-08 2013-05-08 動的な電力を減らすためのフリップフロップ

Publications (3)

Publication Number Publication Date
JP2017175633A JP2017175633A (ja) 2017-09-28
JP2017175633A5 JP2017175633A5 (enExample) 2017-12-14
JP6386130B2 true JP6386130B2 (ja) 2018-09-05

Family

ID=59972277

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017087237A Expired - Fee Related JP6386130B2 (ja) 2017-04-26 2017-04-26 動的な電力を減らすためのフリップフロップ

Country Status (1)

Country Link
JP (1) JP6386130B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111224644B (zh) * 2019-11-19 2023-10-10 华南理工大学 一种低功耗的d触发器

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3211952B2 (ja) * 1998-05-28 2001-09-25 日本電気株式会社 同期化回路
JP2001308686A (ja) * 2000-04-24 2001-11-02 Fujitsu Ltd フリップフロップ
JP2004072426A (ja) * 2002-08-06 2004-03-04 Renesas Technology Corp マスタースレーブフリップフロップ回路
JP2011171916A (ja) * 2010-02-17 2011-09-01 Toshiba Corp フリップフロップ回路およびラッチ回路
JP5807333B2 (ja) * 2011-01-27 2015-11-10 ソニー株式会社 ディレイラッチ回路、および、ディレイフリップフロップ

Also Published As

Publication number Publication date
JP2017175633A (ja) 2017-09-28

Similar Documents

Publication Publication Date Title
JP6246903B2 (ja) 動的な電力を減らすためのフリップフロップ
US7868677B2 (en) Low power flip-flop circuit
US6459316B1 (en) Flip flop circuit
US9438213B2 (en) Low power master-slave flip-flop
CN105471412B (zh) 使用低面积和低功率锁存器的集成时钟门控单元
CN106487361B (zh) 具有共享的时钟开关的多位触发器
US10505523B2 (en) Flip-flop
CN114567293B (zh) 锁存器以及包括锁存器的处理器和计算装置
US7132856B2 (en) Hybrid CVSL pass-gate level-converting sequential circuit for multi-Vcc microprocessors
US9473121B1 (en) Scannable flip-flop and low power scan-shift mode operation in a data processing system
US9755618B1 (en) Low-area low clock-power flip-flop
CN106169921B (zh) 用于低功率脉冲触发的触发器的条件式脉冲发生器电路
KR102022844B1 (ko) 프리차지 중에 상태를 유지하는 데이터 저장 회로
JP6386130B2 (ja) 動的な電力を減らすためのフリップフロップ
JP7516332B2 (ja) バスバッファ回路
CN110557102B (zh) 半导体装置
JP2022534821A (ja) 低消費電力フリップフロップ回路
JP7395390B2 (ja) 半導体装置
US9590599B1 (en) Clock distribution for flip-flop circuits
JP2002261601A (ja) 同期回路および半導体集積回路装置
KR20060014231A (ko) 레벨 쉬프터 및 레벨 쉬프팅 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171030

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180710

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180808

R150 Certificate of patent or registration of utility model

Ref document number: 6386130

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees