JP2016045957A5 - - Google Patents

Download PDF

Info

Publication number
JP2016045957A5
JP2016045957A5 JP2015162076A JP2015162076A JP2016045957A5 JP 2016045957 A5 JP2016045957 A5 JP 2016045957A5 JP 2015162076 A JP2015162076 A JP 2015162076A JP 2015162076 A JP2015162076 A JP 2015162076A JP 2016045957 A5 JP2016045957 A5 JP 2016045957A5
Authority
JP
Japan
Prior art keywords
memory
processor
error information
controller
communication path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015162076A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016045957A (ja
JP6815723B2 (ja
Filing date
Publication date
Priority claimed from US14/594,049 external-priority patent/US20160055058A1/en
Application filed filed Critical
Publication of JP2016045957A publication Critical patent/JP2016045957A/ja
Publication of JP2016045957A5 publication Critical patent/JP2016045957A5/ja
Application granted granted Critical
Publication of JP6815723B2 publication Critical patent/JP6815723B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015162076A 2014-08-19 2015-08-19 メモリシステム及びその動作方法 Expired - Fee Related JP6815723B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201462039396P 2014-08-19 2014-08-19
US62/039,396 2014-08-19
US14/594,049 US20160055058A1 (en) 2014-08-19 2015-01-09 Memory system architecture
US14/594,049 2015-01-09

Publications (3)

Publication Number Publication Date
JP2016045957A JP2016045957A (ja) 2016-04-04
JP2016045957A5 true JP2016045957A5 (enExample) 2018-09-06
JP6815723B2 JP6815723B2 (ja) 2021-01-20

Family

ID=55348413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015162076A Expired - Fee Related JP6815723B2 (ja) 2014-08-19 2015-08-19 メモリシステム及びその動作方法

Country Status (4)

Country Link
US (1) US20160055058A1 (enExample)
JP (1) JP6815723B2 (enExample)
KR (1) KR20160022242A (enExample)
CN (1) CN105373443B (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6673021B2 (ja) * 2016-05-31 2020-03-25 富士通株式会社 メモリおよび情報処理装置
KR102387181B1 (ko) 2017-10-31 2022-04-19 에스케이하이닉스 주식회사 컴퓨팅 디바이스 및 그것의 동작방법
KR102714157B1 (ko) 2019-01-15 2024-10-08 에스케이하이닉스 주식회사 메모리 시스템, 데이터 처리 시스템 및 데이터 처리 시스템의 동작방법
US11636014B2 (en) 2017-10-31 2023-04-25 SK Hynix Inc. Memory system and data processing system including the same
KR102394695B1 (ko) 2017-11-08 2022-05-10 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작방법
KR102455880B1 (ko) 2018-01-12 2022-10-19 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
US10854242B2 (en) * 2018-08-03 2020-12-01 Dell Products L.P. Intelligent dual inline memory module thermal controls for maximum uptime
US11093393B2 (en) * 2018-12-27 2021-08-17 Samsung Electronics Co., Ltd. System and method for early DRAM page-activation
JP7338354B2 (ja) * 2019-09-20 2023-09-05 富士通株式会社 情報処理装置，情報処理システム及び通信管理プログラム
US11232049B2 (en) 2019-12-13 2022-01-25 Micron Technology, Inc. Memory module with computation capability
US11630723B2 (en) * 2021-01-12 2023-04-18 Qualcomm Incorporated Protected data streaming between memories
US11593191B2 (en) * 2021-07-13 2023-02-28 Dell Products L.P. Systems and methods for self-healing and/or failure analysis of information handling system storage
JP7299374B1 (ja) * 2022-04-18 2023-06-27 華邦電子股▲ふん▼有限公司 半導体記憶装置及び半導体記憶装置の制御方法
US20240070007A1 (en) * 2022-08-31 2024-02-29 Micron Technology, Inc. Memory with fail indicators, including memory with led fail indicators, and associated systems, devices, and methods

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54111725A (en) * 1978-02-22 1979-09-01 Hitachi Ltd Error processing system in memory unit
JPH058652U (ja) * 1991-07-11 1993-02-05 横河電機株式会社 エラー検出訂正回路を有するメモリ装置
US7523381B2 (en) * 2005-09-01 2009-04-21 Micron Technology, Inc. Non-volatile memory with error detection
US8352805B2 (en) * 2006-05-18 2013-01-08 Rambus Inc. Memory error detection
US7487428B2 (en) * 2006-07-24 2009-02-03 Kingston Technology Corp. Fully-buffered memory-module with error-correction code (ECC) controller in serializing advanced-memory buffer (AMB) that is transparent to motherboard memory controller
JP4918824B2 (ja) * 2006-08-18 2012-04-18 富士通株式会社 メモリコントローラおよびメモリ制御方法
US7721140B2 (en) * 2007-01-02 2010-05-18 International Business Machines Corporation Systems and methods for improving serviceability of a memory system
US7949931B2 (en) * 2007-01-02 2011-05-24 International Business Machines Corporation Systems and methods for error detection in a memory system
KR101042197B1 (ko) * 2008-12-30 2011-06-20 (주)인디링스 메모리 컨트롤러 및 메모리 관리 방법
JP5691943B2 (ja) * 2011-08-31 2015-04-01 日本電気株式会社 メモリ電圧制御装置

Similar Documents

Publication Publication Date Title
JP2016045957A5 (enExample)
CN109785894B (zh) 半导体存储器装置、存储器系统和操作方法
US10437685B2 (en) Memory mirroring
US9620180B2 (en) Memory system and electronic device
US9558066B2 (en) Exchanging ECC metadata between memory and host system
CN113409856B (zh) 半导体存储器装置和包括半导体存储器装置的存储器系统
JP2016045955A5 (ja) メモリ装置及びメモリモジュール
US20110246857A1 (en) Memory system and method
US20130031439A1 (en) Semiconductor memory apparatus and semiconductor system having the same
US9704563B2 (en) Apparatus, method and system for performing successive writes to a bank of a dynamic random access memory
JP2015531524A5 (enExample)
US11188260B2 (en) Memory module and memory system including the same
US9823966B1 (en) Memory component with error-detect-correct code interface
JP2014535104A (ja) フラッシュメモリ制御器及びフラッシュメモリ間のデータ転送方法
WO2015070110A4 (en) Hybrid memory module and system and method of operating the same
JP2016045958A5 (ja) メモリモジュール
CN108139879A (zh) 一种数据访问的方法及内存控制器
US9607667B1 (en) Memory device and electronic apparatus including the same
US20180260345A1 (en) Memory module and memory system including the same
US20160041872A1 (en) Semiconductor memory device
US8868823B2 (en) Data storage apparatus and method of calibrating memory
JP6370528B2 (ja) メモリデバイス群間でのチェックビットメモリデバイスの共有
CN108062964B (zh) 存储器件及包括该存储器件的半导体封装体
US20180181465A1 (en) Synchronized read and write flags for error-free memory module interface
CN108664362A (zh) 内存镜像的处理方法、内存控制器及用户设备