JP2015531524A5 - - Google Patents

Download PDF

Info

Publication number
JP2015531524A5
JP2015531524A5 JP2015536847A JP2015536847A JP2015531524A5 JP 2015531524 A5 JP2015531524 A5 JP 2015531524A5 JP 2015536847 A JP2015536847 A JP 2015536847A JP 2015536847 A JP2015536847 A JP 2015536847A JP 2015531524 A5 JP2015531524 A5 JP 2015531524A5
Authority
JP
Japan
Prior art keywords
data
bit size
memory
item
data bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015536847A
Other languages
English (en)
Japanese (ja)
Other versions
JP6353843B2 (ja
JP2015531524A (ja
Filing date
Publication date
Priority claimed from US13/647,971 external-priority patent/US8984203B2/en
Application filed filed Critical
Publication of JP2015531524A publication Critical patent/JP2015531524A/ja
Publication of JP2015531524A5 publication Critical patent/JP2015531524A5/ja
Application granted granted Critical
Publication of JP6353843B2 publication Critical patent/JP6353843B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015536847A 2012-10-09 2013-10-08 メモリアクセス制御モジュールおよびこれに関連する方法 Active JP6353843B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/647,971 US8984203B2 (en) 2012-10-09 2012-10-09 Memory access control module and associated methods
US13/647,971 2012-10-09
PCT/US2013/063944 WO2014058923A1 (en) 2012-10-09 2013-10-08 Memory access control module and associated methods

Publications (3)

Publication Number Publication Date
JP2015531524A JP2015531524A (ja) 2015-11-02
JP2015531524A5 true JP2015531524A5 (enExample) 2016-10-13
JP6353843B2 JP6353843B2 (ja) 2018-07-04

Family

ID=49484447

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015536847A Active JP6353843B2 (ja) 2012-10-09 2013-10-08 メモリアクセス制御モジュールおよびこれに関連する方法

Country Status (5)

Country Link
US (1) US8984203B2 (enExample)
JP (1) JP6353843B2 (enExample)
KR (1) KR101903607B1 (enExample)
CN (1) CN104737143B (enExample)
WO (1) WO2014058923A1 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10283854B2 (en) 2012-10-08 2019-05-07 Taoglas Group Holdings Limited Low-cost ultra wideband LTE antenna
US9014307B2 (en) 2013-02-25 2015-04-21 Itron, Inc. Radio to analog-to-digital sample rate decoupled from digital subsystem
US9252998B2 (en) 2013-02-25 2016-02-02 Itron, Inc. Radio to detect and compensate for frequency misalignment
US9426680B2 (en) 2013-02-25 2016-08-23 Itron, Inc. Real-time radio spectrum assessment engine
US8958506B2 (en) 2013-02-25 2015-02-17 Itron, Inc. FSK/MSK decoder
US8934532B2 (en) 2013-02-25 2015-01-13 Itron, Inc. Simultaneous reception of multiple modulation schemes
US8913701B2 (en) 2013-02-25 2014-12-16 Itron, Inc. Multichannel radio receiver with overlapping channel filters
TWI553483B (zh) * 2014-10-13 2016-10-11 瑞昱半導體股份有限公司 處理器及存取記憶體的方法
JP6515602B2 (ja) * 2015-03-12 2019-05-22 日本電気株式会社 データ処理装置及びデータ処理方法
US10241941B2 (en) * 2015-06-29 2019-03-26 Nxp Usa, Inc. Systems and methods for asymmetric memory access to memory banks within integrated circuit systems
US9992124B2 (en) 2015-10-09 2018-06-05 Itron, Inc. Multi-channel decoder architecture
US10691345B2 (en) * 2017-09-29 2020-06-23 Intel Corporation Systems, methods and apparatus for memory access and scheduling
JP7006166B2 (ja) * 2017-11-17 2022-01-24 富士通株式会社 データ転送装置およびデータ転送方法
CN109361882A (zh) * 2018-11-12 2019-02-19 中国科学院长春光学精密机械与物理研究所 模块化的cmos成像系统
US11102050B2 (en) * 2019-04-29 2021-08-24 Itron, Inc. Broadband digitizer used for channel assessment
US11075721B2 (en) 2019-04-29 2021-07-27 Itron, Inc. Channel plan management in a radio network
US11409671B2 (en) * 2019-09-19 2022-08-09 Facebook Technologies, Llc Artificial reality system having multi-bank, multi-port distributed shared memory
US11520707B2 (en) 2019-11-15 2022-12-06 Meta Platforms Technologies, Llc System on a chip (SoC) communications to prevent direct memory access (DMA) attacks
US11601532B2 (en) 2019-11-15 2023-03-07 Meta Platforms Technologies, Llc Wireless communication with code separation
US11190892B2 (en) 2019-11-20 2021-11-30 Facebook Technologies, Llc Audio sample phase alignment in an artificial reality system
CN115494761A (zh) * 2022-09-06 2022-12-20 深圳晟华电子有限公司 一种mcu直接存取内存的数字电路架构及方法
US12411789B2 (en) * 2023-02-14 2025-09-09 Xilinx, Inc. Data bus width configurable interconnection circuitry
TWI853647B (zh) * 2023-07-18 2024-08-21 新唐科技股份有限公司 異步橋接器與異步橋接方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0553338B1 (en) * 1991-08-16 1999-10-13 Cypress Semiconductor Corp. High-performance dynamic memory system
US7502817B2 (en) * 2001-10-26 2009-03-10 Qualcomm Incorporated Method and apparatus for partitioning memory in a telecommunication device
US20050144369A1 (en) * 2002-02-06 2005-06-30 Koninklijke Philips Electronics N.V. Address space, bus system, memory controller and device system
KR100450680B1 (ko) 2002-07-29 2004-10-01 삼성전자주식회사 버스 대역폭을 증가시키기 위한 메모리 컨트롤러, 이를이용한 데이터 전송방법 및 이를 구비하는 컴퓨터 시스템
US20100036999A1 (en) 2008-08-05 2010-02-11 Zhiqing Zhuang Novel method of flash memory connection topology in a solid state drive to improve the drive performance and capacity
US8296526B2 (en) 2009-06-17 2012-10-23 Mediatek, Inc. Shared memory having multiple access configurations

Similar Documents

Publication Publication Date Title
JP2015531524A5 (enExample)
US11429297B2 (en) Technologies for dividing work across accelerator devices
JP6353843B2 (ja) メモリアクセス制御モジュールおよびこれに関連する方法
US10431292B2 (en) Method and apparatus for controlling access to a common bus by multiple components
US20210255915A1 (en) Cloud-based scale-up system composition
JP6082752B2 (ja) メモリ応答の順序付けのためのメモリ装置、コンピュータシステムおよび方法
WO2011094133A3 (en) High utilization multi-partitioned serial memory
US8631179B1 (en) System and method for automatically assigning bus addresses to slave devices
WO2017200820A3 (en) Apparatuses and methods for performing intra-module databus inversion operations
KR20150091663A (ko) 멀티 채널 메모리를 포함하는 시스템 및 그 동작 방법
US20250054525A1 (en) Memory component with adjustable core-to-interface data rate ratio
JP2016045957A5 (enExample)
JP7608432B2 (ja) 複数の異なるマスタによって不揮発性メモリに非干渉アクセスするためのメモリコントローラおよび関連するシステムならびに方法
US9390017B2 (en) Write and read collision avoidance in single port memory devices
US8995210B1 (en) Write and read collision avoidance in single port memory devices
US9483428B2 (en) Storage apparatus, and system and method for executing access operations
US8938561B2 (en) Time-sharing buffer access system
JP2018508871A5 (enExample)
KR102807152B1 (ko) 랭크 레벨에서 병렬화를 지원하는 메모리 장치 및 메모리 시스템
CN102841813A (zh) 分配存储器资源的系统和方法
US9013337B2 (en) Data input/output device and system including the same
US20200183824A1 (en) Sharing method, apparatus, storage medium, and terminal
US9214207B2 (en) Apparatus and method for data decoding
KR101324580B1 (ko) 복수의 ｄｍａ 채널을 갖는 메모리 시스템 및 복수의 ｄｍａ 채널에 대한 통합 관리 방법
KR20170075862A (ko) 메모리 장치