CN104737143B - 存储器访问控制模块以及相关方法 - Google Patents

存储器访问控制模块以及相关方法 Download PDF

Info

Publication number
CN104737143B
CN104737143B CN201380052806.9A CN201380052806A CN104737143B CN 104737143 B CN104737143 B CN 104737143B CN 201380052806 A CN201380052806 A CN 201380052806A CN 104737143 B CN104737143 B CN 104737143B
Authority
CN
China
Prior art keywords
data
bit size
memory
clock frequency
bus bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201380052806.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN104737143A (zh
Inventor
B.刘
M.达维德森
A.古塔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SanDisk Technologies LLC
Original Assignee
SanDisk Technologies LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SanDisk Technologies LLC filed Critical SanDisk Technologies LLC
Publication of CN104737143A publication Critical patent/CN104737143A/zh
Application granted granted Critical
Publication of CN104737143B publication Critical patent/CN104737143B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
CN201380052806.9A 2012-10-09 2013-10-08 存储器访问控制模块以及相关方法 Expired - Fee Related CN104737143B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/647,971 US8984203B2 (en) 2012-10-09 2012-10-09 Memory access control module and associated methods
US13/647,971 2012-10-09
PCT/US2013/063944 WO2014058923A1 (en) 2012-10-09 2013-10-08 Memory access control module and associated methods

Publications (2)

Publication Number Publication Date
CN104737143A CN104737143A (zh) 2015-06-24
CN104737143B true CN104737143B (zh) 2018-07-10

Family

ID=49484447

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380052806.9A Expired - Fee Related CN104737143B (zh) 2012-10-09 2013-10-08 存储器访问控制模块以及相关方法

Country Status (5)

Country Link
US (1) US8984203B2 (enExample)
JP (1) JP6353843B2 (enExample)
KR (1) KR101903607B1 (enExample)
CN (1) CN104737143B (enExample)
WO (1) WO2014058923A1 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10283854B2 (en) 2012-10-08 2019-05-07 Taoglas Group Holdings Limited Low-cost ultra wideband LTE antenna
US9014307B2 (en) 2013-02-25 2015-04-21 Itron, Inc. Radio to analog-to-digital sample rate decoupled from digital subsystem
US9252998B2 (en) 2013-02-25 2016-02-02 Itron, Inc. Radio to detect and compensate for frequency misalignment
US9426680B2 (en) 2013-02-25 2016-08-23 Itron, Inc. Real-time radio spectrum assessment engine
US8958506B2 (en) 2013-02-25 2015-02-17 Itron, Inc. FSK/MSK decoder
US8934532B2 (en) 2013-02-25 2015-01-13 Itron, Inc. Simultaneous reception of multiple modulation schemes
US8913701B2 (en) 2013-02-25 2014-12-16 Itron, Inc. Multichannel radio receiver with overlapping channel filters
TWI553483B (zh) * 2014-10-13 2016-10-11 瑞昱半導體股份有限公司 處理器及存取記憶體的方法
JP6515602B2 (ja) * 2015-03-12 2019-05-22 日本電気株式会社 データ処理装置及びデータ処理方法
US10241941B2 (en) * 2015-06-29 2019-03-26 Nxp Usa, Inc. Systems and methods for asymmetric memory access to memory banks within integrated circuit systems
US9992124B2 (en) 2015-10-09 2018-06-05 Itron, Inc. Multi-channel decoder architecture
US10691345B2 (en) * 2017-09-29 2020-06-23 Intel Corporation Systems, methods and apparatus for memory access and scheduling
JP7006166B2 (ja) * 2017-11-17 2022-01-24 富士通株式会社 データ転送装置およびデータ転送方法
CN109361882A (zh) * 2018-11-12 2019-02-19 中国科学院长春光学精密机械与物理研究所 模块化的cmos成像系统
US11102050B2 (en) * 2019-04-29 2021-08-24 Itron, Inc. Broadband digitizer used for channel assessment
US11075721B2 (en) 2019-04-29 2021-07-27 Itron, Inc. Channel plan management in a radio network
US11409671B2 (en) * 2019-09-19 2022-08-09 Facebook Technologies, Llc Artificial reality system having multi-bank, multi-port distributed shared memory
US11520707B2 (en) 2019-11-15 2022-12-06 Meta Platforms Technologies, Llc System on a chip (SoC) communications to prevent direct memory access (DMA) attacks
US11601532B2 (en) 2019-11-15 2023-03-07 Meta Platforms Technologies, Llc Wireless communication with code separation
US11190892B2 (en) 2019-11-20 2021-11-30 Facebook Technologies, Llc Audio sample phase alignment in an artificial reality system
CN115494761A (zh) * 2022-09-06 2022-12-20 深圳晟华电子有限公司 一种mcu直接存取内存的数字电路架构及方法
US12411789B2 (en) * 2023-02-14 2025-09-09 Xilinx, Inc. Data bus width configurable interconnection circuitry
TWI853647B (zh) * 2023-07-18 2024-08-21 新唐科技股份有限公司 異步橋接器與異步橋接方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040019748A1 (en) * 2002-07-29 2004-01-29 Samsung Electronics Co., Ltd. Memory controller which increases bus bandwidth, data transmission method using the same, and computer system having the same
US20060277424A1 (en) * 2001-10-26 2006-12-07 Chris Ryan Method and apparatus for partitioning memory in a telecommunication device
CN101923523A (zh) * 2009-06-17 2010-12-22 联发科技股份有限公司 存储器系统以及存取存储器的方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0553338B1 (en) * 1991-08-16 1999-10-13 Cypress Semiconductor Corp. High-performance dynamic memory system
US20050144369A1 (en) * 2002-02-06 2005-06-30 Koninklijke Philips Electronics N.V. Address space, bus system, memory controller and device system
US20100036999A1 (en) 2008-08-05 2010-02-11 Zhiqing Zhuang Novel method of flash memory connection topology in a solid state drive to improve the drive performance and capacity

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060277424A1 (en) * 2001-10-26 2006-12-07 Chris Ryan Method and apparatus for partitioning memory in a telecommunication device
US20040019748A1 (en) * 2002-07-29 2004-01-29 Samsung Electronics Co., Ltd. Memory controller which increases bus bandwidth, data transmission method using the same, and computer system having the same
CN101923523A (zh) * 2009-06-17 2010-12-22 联发科技股份有限公司 存储器系统以及存取存储器的方法

Also Published As

Publication number Publication date
JP6353843B2 (ja) 2018-07-04
US20140101354A1 (en) 2014-04-10
KR20150066588A (ko) 2015-06-16
US8984203B2 (en) 2015-03-17
KR101903607B1 (ko) 2018-12-05
JP2015531524A (ja) 2015-11-02
WO2014058923A1 (en) 2014-04-17
CN104737143A (zh) 2015-06-24

Similar Documents

Publication Publication Date Title
CN104737143B (zh) 存储器访问控制模块以及相关方法
US12204754B2 (en) Scheduling memory requests with non-uniform latencies
EP2652741B1 (en) Memory controller and method for interleaving dram and mram accesses
JP5456632B2 (ja) スイッチマトリックス経由のデータ転送を改善するフロー制御方法
US20160380635A1 (en) Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces
CN103793342A (zh) 一种多通道直接内存存取dma控制器
JP5416211B2 (ja) 半導体装置
US20130151795A1 (en) Apparatus and method for controlling memory
US9390038B2 (en) Local bypass for in memory computing
US20210280226A1 (en) Memory component with adjustable core-to-interface data rate ratio
WO2004099995A2 (en) Hierarchical memory access via pipelining
US20170147228A1 (en) Computation along a datapath between memory blocks
EP1564646A2 (en) Configurable embedded processor
US8667199B2 (en) Data processing apparatus and method for performing multi-cycle arbitration
CN103577347A (zh) 用于操作存储器设备的方法和用于存储器操作的系统
CN112148653B (zh) 数据传输装置、数据处理系统、数据处理方法和介质
US8478946B2 (en) Method and system for local data sharing
US7913013B2 (en) Semiconductor integrated circuit
EP2280349B1 (en) Processor and data transfer method
US10769079B2 (en) Effective gear-shifting by queue based implementation
US20120140768A1 (en) Crossbar switch with primary and secondary pickers
CN102207850B (zh) 一种动态可重构处理器中层次化执行配置流的方法
US20220027294A1 (en) Storage card and storage device
EP3718020B1 (en) Transparent lrdimm mode and rank disaggregation for use with in-memory processing
Nguyen et al. A flexible high-bandwidth low-latency multi-port memory controller

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Texas, USA

Applicant after: SANDISK TECHNOLOGIES LLC

Address before: Texas, USA

Applicant before: SANDISK TECHNOLOGIES Inc.

COR Change of bibliographic data
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180710

CF01 Termination of patent right due to non-payment of annual fee