JP2014506773A5 - - Google Patents

Download PDF

Info

Publication number
JP2014506773A5
JP2014506773A5 JP2013555511A JP2013555511A JP2014506773A5 JP 2014506773 A5 JP2014506773 A5 JP 2014506773A5 JP 2013555511 A JP2013555511 A JP 2013555511A JP 2013555511 A JP2013555511 A JP 2013555511A JP 2014506773 A5 JP2014506773 A5 JP 2014506773A5
Authority
JP
Japan
Prior art keywords
adc
stage
coupled
pipeline
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013555511A
Other languages
English (en)
Japanese (ja)
Other versions
JP6076268B2 (ja
JP2014506773A (ja
Filing date
Publication date
Priority claimed from US13/032,457 external-priority patent/US8451152B2/en
Application filed filed Critical
Publication of JP2014506773A publication Critical patent/JP2014506773A/ja
Publication of JP2014506773A5 publication Critical patent/JP2014506773A5/ja
Application granted granted Critical
Publication of JP6076268B2 publication Critical patent/JP6076268B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013555511A 2011-02-22 2012-02-22 パイプラインａｄｃ内部ステージ誤差キャリブレーション Active JP6076268B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/032,457 US8451152B2 (en) 2011-02-22 2011-02-22 Pipelined ADC inter-stage error calibration
US13/032,457 2011-02-22
PCT/US2012/026022 WO2012116006A2 (en) 2011-02-22 2012-02-22 Pipelined adc inter-stage error calibration

Publications (3)

Publication Number Publication Date
JP2014506773A JP2014506773A (ja) 2014-03-17
JP2014506773A5 true JP2014506773A5 (enExample) 2015-03-26
JP6076268B2 JP6076268B2 (ja) 2017-02-08

Family

ID=46652285

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013555511A Active JP6076268B2 (ja) 2011-02-22 2012-02-22 パイプラインａｄｃ内部ステージ誤差キャリブレーション

Country Status (4)

Country Link
US (1) US8451152B2 (enExample)
JP (1) JP6076268B2 (enExample)
CN (1) CN103392297B (enExample)
WO (1) WO2012116006A2 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8368571B2 (en) * 2011-03-31 2013-02-05 Analog Devices, Inc. Pipelined ADC having error correction
US8358228B2 (en) * 2011-06-14 2013-01-22 Analog Devices, Inc. Method for modifying the LMS algorithm to reduce the effect of correlated perturbations
US8941518B2 (en) * 2012-02-14 2015-01-27 Hittite Microwave Corporation Methods and apparatus for calibrating pipeline analog-to-digital converters having multiple channels
US9231539B2 (en) * 2013-03-06 2016-01-05 Analog Devices Global Amplifier, a residue amplifier, and an ADC including a residue amplifier
US8836558B1 (en) * 2013-03-15 2014-09-16 Analog Devices, Inc. Method and device for improving convergence time in correlation-based algorithms
US9154146B1 (en) 2014-06-03 2015-10-06 The Board Of Regents, The University Of Texas System Dynamic offset injection for CMOS ADC front-end linearization
CN104300981B (zh) * 2014-09-30 2018-04-27 成都市晶林科技有限公司 高速、高精度图像信号模数转换电路
CN105897265B (zh) 2014-12-12 2020-08-21 恩智浦美国有限公司 具有受控误差校准的模数转换器
US9602121B2 (en) * 2015-07-07 2017-03-21 Analog Devices, Inc. Background estimation of comparator offset of an analog-to-digital converter
CN107453756B (zh) * 2017-08-17 2020-02-04 电子科技大学 一种用于流水线adc的前端校准方法
US10284188B1 (en) 2017-12-29 2019-05-07 Texas Instruments Incorporated Delay based comparator
US10673452B1 (en) 2018-12-12 2020-06-02 Texas Instruments Incorporated Analog-to-digital converter with interpolation
US10673456B1 (en) 2018-12-31 2020-06-02 Texas Instruments Incorporated Conversion and folding circuit for delay-based analog-to-digital converter system
US11316526B1 (en) 2020-12-18 2022-04-26 Texas Instruments Incorporated Piecewise calibration for highly non-linear multi-stage analog-to-digital converter
US11387840B1 (en) 2020-12-21 2022-07-12 Texas Instruments Incorporated Delay folding system and method
US11309903B1 (en) 2020-12-23 2022-04-19 Texas Instruments Incorporated Sampling network with dynamic voltage detector for delay output
US11438001B2 (en) 2020-12-24 2022-09-06 Texas Instruments Incorporated Gain mismatch correction for voltage-to-delay preamplifier array
US11962318B2 (en) 2021-01-12 2024-04-16 Texas Instruments Incorporated Calibration scheme for a non-linear ADC
CN112910462B (zh) * 2021-01-15 2023-02-21 迈科微电子(深圳)有限公司 一种基于亚稳态检测的pipeline-SAR ADC数字级间增益校准方法
US11316525B1 (en) 2021-01-26 2022-04-26 Texas Instruments Incorporated Lookup-table-based analog-to-digital converter
JP2024505551A (ja) 2021-02-01 2024-02-06 テキサス インスツルメンツ インコーポレイテッド 非線形システムのためのルックアップテーブル
US11881867B2 (en) 2021-02-01 2024-01-23 Texas Instruments Incorporated Calibration scheme for filling lookup table in an ADC
US12101096B2 (en) 2021-02-23 2024-09-24 Texas Instruments Incorporated Differential voltage-to-delay converter with improved CMRR
CN113098511B (zh) * 2021-03-01 2023-03-21 深圳市纽瑞芯科技有限公司 一种流水线逐次逼近型模数转换器的前端自校准方法
US12206424B2 (en) * 2022-08-30 2025-01-21 Texas Instruments Incorporated Methods and apparatus to reduce inter-stage gain errors in analog-to-digital converters

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081215A (en) 1998-07-06 2000-06-27 Motorola, Inc. High speed interlaced analog interface
US6445317B2 (en) 1998-11-20 2002-09-03 Telefonaktiebolaget L M Ericsson (Publ) Adaptively calibrating analog-to-digital conversion
JP4547064B2 (ja) 1999-03-24 2010-09-22 株式会社アドバンテスト Ａ／ｄ変換装置およびキャリブレーション装置
JP3865109B2 (ja) * 2000-02-21 2007-01-10 横河電機株式会社 オフセットミスマッチの校正方法及びこれを用いたａ／ｄ変換回路
EP1255357B1 (en) * 2001-05-02 2008-11-05 Texas Instruments Incorporated Correction of operational amplifier gain error in pipelined analog to digital converters
US6563445B1 (en) * 2001-11-28 2003-05-13 Analog Devices, Inc. Self-calibration methods and structures for pipelined analog-to-digital converters
DE10255354B3 (de) * 2002-11-27 2004-03-04 Infineon Technologies Ag A/D-Wandler mit minimiertem Umschaltfehler
US7312734B2 (en) 2005-02-07 2007-12-25 Analog Devices, Inc. Calibratable analog-to-digital converter system
US7280064B2 (en) * 2005-09-08 2007-10-09 Realtek Semiconductor Corp. Pipeline ADC with minimum overhead digital error correction
US7595748B2 (en) * 2007-07-23 2009-09-29 Mediatek Inc. Method of gain error calibration in a pipelined analog-to-digital converter or a cyclic analog-to-digital converter
US7554469B2 (en) * 2007-08-21 2009-06-30 Mediatek Inc. Method for gain error estimation in an analog-to-digital converter and module thereof
US7595744B2 (en) * 2007-11-27 2009-09-29 Texas Instruments Incorporated Correcting offset errors associated with a sub-ADC in pipeline analog to digital converters
JP2010035140A (ja) * 2008-07-03 2010-02-12 Nec Electronics Corp アナログデジタル変換器
CN101741385A (zh) * 2008-11-10 2010-06-16 承景科技股份有限公司 前后级解析度可调的共享运算放大器的模数转换器
US8106805B2 (en) * 2009-03-05 2012-01-31 Realtek Semiconductor Corp. Self-calibrating pipeline ADC and method thereof

Similar Documents

Publication Publication Date Title
JP2014506773A5 (enExample)
JP6076268B2 (ja) パイプラインａｄｃ内部ステージ誤差キャリブレーション
US8519875B2 (en) System and method for background calibration of time interleaved analog to digital converters
TWI517590B (zh) 估算時間交錯類比數位轉換器中第一、第二類比數位轉換器之間之取樣延遲誤差的方法與裝置
US7839323B2 (en) Error estimation and correction in a two-channel time-interleaved analog-to-digital converter
CN103067006B (zh) 一种针对时间交替模数转换系统时间误差的实时校正方法
CN105024696B (zh) 多通道并行模数转换系统采样时间误差的校准装置及方法
US6885323B2 (en) Analog to digital converter with distortion correction
US8269657B2 (en) Background calibration of offsets in interleaved analog to digital converters
WO2015154671A1 (zh) 流水线逐次比较模数转换器的自校准方法和装置
WO2010033232A3 (en) Unified architecture for folding adc
US20120235841A1 (en) Digital correction techniques for data converters
JP2012533200A5 (enExample)
CN104104387B (zh) 一种提高模数转换器动态范围的装置和方法
US8717209B2 (en) Successive equalizer for analog-to-digital converter (ADC) error correction
US8106805B2 (en) Self-calibrating pipeline ADC and method thereof
US20100283641A1 (en) Analog to digital converter
WO2011051763A8 (en) Calibration scheme for analog-to-digital converter
TWI531168B (zh) 用於類比至數位轉換器之動態抖動化方法及裝置
JP5286420B2 (ja) アナログデジタル変換器およびそれを用いた半導体集積回路装置
CN105720978B (zh) 流水线adc的后台校准方法及电路
JP3964739B2 (ja) パイプライン制御アナログ・デジタル変換器の演算増幅器の利得誤差を訂正する装置
Tavares et al. Calibration of m-channel time-interleaved analog-to-digital converters based on curve fitting
JP6307779B2 (ja) 補正装置、及び補正方法
US20100283646A1 (en) Analog to digital converter