JP2014164054A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014164054A5 JP2014164054A5 JP2013033870A JP2013033870A JP2014164054A5 JP 2014164054 A5 JP2014164054 A5 JP 2014164054A5 JP 2013033870 A JP2013033870 A JP 2013033870A JP 2013033870 A JP2013033870 A JP 2013033870A JP 2014164054 A5 JP2014164054 A5 JP 2014164054A5
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- target pattern
- pattern elements
- target
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 13
- 230000010365 information processing Effects 0.000 claims 2
- 238000004587 chromatography analysis Methods 0.000 claims 1
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013033870A JP6141044B2 (ja) | 2013-02-22 | 2013-02-22 | 生成方法、プログラム及び情報処理装置 |
| TW103102266A TWI536093B (zh) | 2013-02-22 | 2014-01-22 | 產生方法,儲存媒體及資訊處理裝置 |
| US14/174,083 US8943446B2 (en) | 2013-02-22 | 2014-02-06 | Generation method, storage medium and information processing apparatus |
| KR1020140017053A KR20140105379A (ko) | 2013-02-22 | 2014-02-14 | 생성 방법, 기억 매체 및 정보 처리 장치 |
| CN201410053642.8A CN104007607B (zh) | 2013-02-22 | 2014-02-18 | 产生方法和信息处理装置 |
| KR1020160097715A KR101682336B1 (ko) | 2013-02-22 | 2016-08-01 | 생성 방법, 기억 매체 및 정보 처리 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013033870A JP6141044B2 (ja) | 2013-02-22 | 2013-02-22 | 生成方法、プログラム及び情報処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014164054A JP2014164054A (ja) | 2014-09-08 |
| JP2014164054A5 true JP2014164054A5 (enExample) | 2016-04-14 |
| JP6141044B2 JP6141044B2 (ja) | 2017-06-07 |
Family
ID=51368335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013033870A Expired - Fee Related JP6141044B2 (ja) | 2013-02-22 | 2013-02-22 | 生成方法、プログラム及び情報処理装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8943446B2 (enExample) |
| JP (1) | JP6141044B2 (enExample) |
| KR (2) | KR20140105379A (enExample) |
| CN (1) | CN104007607B (enExample) |
| TW (1) | TWI536093B (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6712527B2 (ja) * | 2016-09-30 | 2020-06-24 | 株式会社ブイ・テクノロジー | プロキシミティ露光方法 |
| US10318698B2 (en) * | 2016-12-14 | 2019-06-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for assigning color pattern |
| CN114638189A (zh) * | 2022-03-16 | 2022-06-17 | 东方晶源微电子科技(北京)有限公司 | 一种解决掩模版着色边界冲突的方法、装置和计算机设备 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7018753B2 (en) * | 2003-05-05 | 2006-03-28 | Lsi Logic Corporation | Variable mask field exposure |
| JP4585197B2 (ja) * | 2003-12-22 | 2010-11-24 | ルネサスエレクトロニクス株式会社 | レイアウト設計方法およびフォトマスク |
| JP4229829B2 (ja) * | 2003-12-26 | 2009-02-25 | Necエレクトロニクス株式会社 | ホールパターン設計方法、およびフォトマスク |
| US7310797B2 (en) | 2005-05-13 | 2007-12-18 | Cadence Design Systems, Inc. | Method and system for printing lithographic images with multiple exposures |
| US7745067B2 (en) * | 2005-07-28 | 2010-06-29 | Texas Instruments Incorporated | Method for performing place-and-route of contacts and vias in technologies with forbidden pitch requirements |
| JP2007258366A (ja) * | 2006-03-22 | 2007-10-04 | Toshiba Corp | パターン処理方法 |
| US8073808B2 (en) * | 2007-04-19 | 2011-12-06 | D-Wave Systems Inc. | Systems, methods, and apparatus for automatic image recognition |
| JP4779003B2 (ja) * | 2007-11-13 | 2011-09-21 | エーエスエムエル ネザーランズ ビー.ブイ. | フルチップ設計のパターン分解を行うための方法 |
| JP5100625B2 (ja) * | 2008-12-11 | 2012-12-19 | 株式会社東芝 | パターンレイアウト設計方法 |
| US8402396B2 (en) | 2009-09-29 | 2013-03-19 | The Regents Of The University Of California | Layout decomposition for double patterning lithography |
| US8448120B2 (en) * | 2011-05-09 | 2013-05-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | RC extraction for single patterning spacer technique |
-
2013
- 2013-02-22 JP JP2013033870A patent/JP6141044B2/ja not_active Expired - Fee Related
-
2014
- 2014-01-22 TW TW103102266A patent/TWI536093B/zh not_active IP Right Cessation
- 2014-02-06 US US14/174,083 patent/US8943446B2/en not_active Expired - Fee Related
- 2014-02-14 KR KR1020140017053A patent/KR20140105379A/ko not_active Withdrawn
- 2014-02-18 CN CN201410053642.8A patent/CN104007607B/zh not_active Expired - Fee Related
-
2016
- 2016-08-01 KR KR1020160097715A patent/KR101682336B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2015034973A5 (enExample) | ||
| HRP20201936T1 (hr) | Postupci i uređaj za distribuiranu bazu podataka unutar mreže | |
| IL284859A (en) | Actinic ray-sensitive or radiation-sensitive resin composition, resist film, pattern forming method, and method for manufacturing electronic device | |
| JP2014140058A5 (enExample) | ||
| JP2015502668A5 (enExample) | ||
| JP2015109099A5 (enExample) | ||
| JP2013157547A5 (enExample) | ||
| US9754412B2 (en) | Techniques for slicing a 3D model for manufacturing | |
| WO2015101461A3 (en) | Method and apparatus for design of a metrology target | |
| JP2014240899A5 (enExample) | ||
| CN106200254A (zh) | 掩膜版及掩膜曝光系统、拼接曝光方法、基板 | |
| US20150040083A1 (en) | System and method for decomposition of a single photoresist mask pattern into 3 photoresist mask patterns | |
| IN2014MU04090A (enExample) | ||
| JP2016035967A5 (enExample) | ||
| JP2015108961A5 (enExample) | ||
| JP2014164054A5 (enExample) | ||
| JP2018502425A5 (enExample) | ||
| JP2015125162A5 (ja) | マスクパターン作成方法、プログラム、マスク製造方法、露光方法及び物品製造方法 | |
| TW201614379A (en) | Digital grey tone lithography for 3D pattern formation | |
| JP2016129212A5 (enExample) | ||
| CN105718623B (zh) | 产生半导体电路布局的方法和系统 | |
| JP2013120290A5 (enExample) | ||
| US10019548B2 (en) | Method of generating modified layout and system therefor | |
| CN113343505A (zh) | 一种刻蚀工艺的仿真方法及装置 | |
| KR102412748B9 (ko) | 감광성 수지 조성물, 감광성 엘리먼트, 레지스트 패턴의 형성 방법 및 프린트 배선판의 제조 방법 |