JP2014078281A - メモリモジュールおよびそのレイアウト方法 - Google Patents
メモリモジュールおよびそのレイアウト方法 Download PDFInfo
- Publication number
- JP2014078281A JP2014078281A JP2014019306A JP2014019306A JP2014078281A JP 2014078281 A JP2014078281 A JP 2014078281A JP 2014019306 A JP2014019306 A JP 2014019306A JP 2014019306 A JP2014019306 A JP 2014019306A JP 2014078281 A JP2014078281 A JP 2014078281A
- Authority
- JP
- Japan
- Prior art keywords
- dqs
- substrate
- buffer
- memory module
- connectors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014019306A JP2014078281A (ja) | 2014-02-04 | 2014-02-04 | メモリモジュールおよびそのレイアウト方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014019306A JP2014078281A (ja) | 2014-02-04 | 2014-02-04 | メモリモジュールおよびそのレイアウト方法 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008328224A Division JP5473317B2 (ja) | 2008-12-24 | 2008-12-24 | メモリモジュールおよびそのレイアウト方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2014078281A true JP2014078281A (ja) | 2014-05-01 |
| JP2014078281A5 JP2014078281A5 (enExample) | 2014-06-19 |
Family
ID=50783472
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014019306A Pending JP2014078281A (ja) | 2014-02-04 | 2014-02-04 | メモリモジュールおよびそのレイアウト方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2014078281A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2023113793A (ja) * | 2019-03-28 | 2023-08-16 | ラピスセミコンダクタ株式会社 | 半導体記憶装置 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050044305A1 (en) * | 2003-07-08 | 2005-02-24 | Infineon Technologies Ag | Semiconductor memory module |
| JP2005141747A (ja) * | 2003-10-31 | 2005-06-02 | Samsung Electronics Co Ltd | 改善されたレジスター配置構造を有するメモリモジュール |
| JP2006048690A (ja) * | 2004-07-30 | 2006-02-16 | Internatl Business Mach Corp <Ibm> | バス速度を増倍するためのシステム、方法、およびプログラム |
-
2014
- 2014-02-04 JP JP2014019306A patent/JP2014078281A/ja active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050044305A1 (en) * | 2003-07-08 | 2005-02-24 | Infineon Technologies Ag | Semiconductor memory module |
| JP2005141747A (ja) * | 2003-10-31 | 2005-06-02 | Samsung Electronics Co Ltd | 改善されたレジスター配置構造を有するメモリモジュール |
| JP2006048690A (ja) * | 2004-07-30 | 2006-02-16 | Internatl Business Mach Corp <Ibm> | バス速度を増倍するためのシステム、方法、およびプログラム |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2023113793A (ja) * | 2019-03-28 | 2023-08-16 | ラピスセミコンダクタ株式会社 | 半導体記憶装置 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5473317B2 (ja) | メモリモジュールおよびそのレイアウト方法 | |
| US8438515B2 (en) | Interchangeable connection arrays for double-sided DIMM placement | |
| JP6200236B2 (ja) | 電子装置 | |
| JP5137179B2 (ja) | 半導体装置 | |
| US9336834B2 (en) | Offsetting clock package pins in a clamshell topology to improve signal integrity | |
| JP2013114415A (ja) | メモリモジュール | |
| JP2013114416A (ja) | メモリモジュール | |
| CN108566724B (zh) | Ddr存储器的布线板、印刷电路板及电子装置 | |
| KR102659671B1 (ko) | 크로스토크 노이즈의 감소를 위한 신호 전송 채널, 이를 포함하는 모듈 기판 및 메모리 모듈 | |
| CN107845393B (zh) | Ddr信号布线板、印刷电路板以及电子装置 | |
| KR20150031963A (ko) | 메모리 모듈 및 그것의 제조 방법 | |
| JP2010123203A (ja) | 半導体装置及びモジュールデバイス | |
| JP2014078281A (ja) | メモリモジュールおよびそのレイアウト方法 | |
| US9426916B1 (en) | Arrangement of memory devices in a multi-rank memory module | |
| US12229061B2 (en) | Electric device including branched signal lines, and electric device including printed circuit board | |
| JP4812107B2 (ja) | 半導体装置 | |
| US20250185243A1 (en) | Electric device, and electric device including printed circuit board | |
| KR20130130597A (ko) | 신호 무결성이 개선된 반도체 장치 | |
| Sun et al. | High-speed DIMM-in-a-Package (DIAP) memory module | |
| CN109154923A (zh) | 基于存储器的电路板 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140303 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140331 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20140519 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20141114 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20141125 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150224 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150323 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20150327 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20150403 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150512 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20150811 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20160209 |