JP2013045886A - 炭化珪素半導体装置およびその製造方法 - Google Patents
炭化珪素半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP2013045886A JP2013045886A JP2011182608A JP2011182608A JP2013045886A JP 2013045886 A JP2013045886 A JP 2013045886A JP 2011182608 A JP2011182608 A JP 2011182608A JP 2011182608 A JP2011182608 A JP 2011182608A JP 2013045886 A JP2013045886 A JP 2013045886A
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- layer
- recess
- region
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims abstract description 58
- 229910010271 silicon carbide Inorganic materials 0.000 title claims abstract description 58
- 239000004065 semiconductor Substances 0.000 title claims abstract description 43
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 239000010410 layer Substances 0.000 claims description 153
- 239000000758 substrate Substances 0.000 claims description 30
- 239000007789 gas Substances 0.000 claims description 20
- 239000012535 impurity Substances 0.000 claims description 17
- 238000000137 annealing Methods 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 14
- 230000004913 activation Effects 0.000 claims description 13
- 239000002019 doping agent Substances 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 11
- 239000011229 interlayer Substances 0.000 claims description 11
- 230000002093 peripheral effect Effects 0.000 claims description 9
- 239000011261 inert gas Substances 0.000 claims description 4
- 238000005468 ion implantation Methods 0.000 claims description 4
- 230000000149 penetrating effect Effects 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 230000015556 catabolic process Effects 0.000 description 12
- 238000013459 approach Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 4
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000005684 electric field Effects 0.000 description 1
- XXUJMEYKYHETBZ-UHFFFAOYSA-N ethyl 4-nitrophenyl ethylphosphonate Chemical compound CCOP(=O)(CC)OC1=CC=C([N+]([O-])=O)C=C1 XXUJMEYKYHETBZ-UHFFFAOYSA-N 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8213—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using SiC technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
- H01L29/8083—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1058—Channel region of field-effect devices of field-effect transistors with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
【解決手段】第2ゲート領域8が備えられるトレンチ6の先端部においてJFET構造が形成されないように凹部13を形成する構造において、凹部13の底面と側面との境界部となるコーナ部にp型層16を形成するようにする。これにより、p型層16とp+型の第1ゲート領域3もしくは第2ゲート領域8とが同じ導電型となり、これらの間において高濃度接合が構成されないようにできる。したがって、ドレイン電位が第1ゲート領域3上に表出して、ゲート−ドレイン間耐圧を低下させてしまうことを防止でき、高濃度接合リーク(ゲートリークやドレインリーク)が発生することを防止することができる。
【選択図】図1
Description
本発明の第1実施形態について説明する。図1は、本実施形態にかかるSiC半導体装置を示した図であり、図1(a)は、平面パターン図、図1(b)は、図1(a)のA−A’断面図、図1(b)は、図1(a)のB−B’断面図、図1(d)は、図1(a)のC−C’断面図である。
上記各実施形態では、n-型チャネル層7にチャネル領域が設定されるnチャネルタイプのJFETを例に挙げて説明したが、各構成要素の導電型を逆にしたpチャネルタイプのJFETに対しても本発明を適用することができる。
2 n-型ドリフト層
3 第1ゲート領域
4 n+型ソース領域
5 半導体基板
6 トレンチ
7 n-型チャネル層
8 第2ゲート領域
9 ゲート電極
10 層間絶縁膜
11 ソース電極
12 ドレイン電極
13、14 凹部(第1、第2凹部)
15 p型リサーフ層
16、17 p型層
Claims (9)
- 炭化珪素からなる第1導電型基板(1)と、前記第1導電型基板(1)上にエピタキシャル成長によって形成された第1導電型のドリフト層(2)と、前記ドリフト層(2)上にエピタキシャル成長によって形成された第2導電型の第1ゲート領域(3)と、前記第1ゲート領域(3)上にエピタキシャル成長もしくはイオン注入により形成された第1導電型のソース領域(4)とを有する半導体基板(5)と、
前記ソース領域(4)および第1ゲート領域(3)を貫通して前記ドリフト層(2)まで達し、一方向を長手方向とした短冊状のトレンチ(6)と、
前記トレンチ(6)の内壁上にエピタキシャル成長によって形成された第1導電型のチャネル層(7)と、
前記チャネル層(7)の上に形成された第2導電型の第2ゲート領域(8)とを有したJFETを備え、
前記トレンチ(6)の先端部において、前記ソース領域(4)の厚みよりも深い第1凹部(13)が形成されることで、該トレンチ(6)の先端部において、少なくともソース領域(4)が除去されており、かつ、前記第1凹部(13)の底面と側面との境界となるコーナ部を覆う第2導電型層(16)が形成されていることを特徴とする炭化珪素半導体装置。 - 前記第2導電型層(16)により、前記第1凹部(13)のコーナ部が埋め込まれることで丸く滑らかな形状とされていることを特徴とする請求項1に記載の炭化珪素半導体装置。
- 前記JFETのセルが形成されたセル領域を囲む外周領域に、前記第1ゲート領域(3)よりも深く前記ドリフト層(2)に達する第2凹部(14)が形成されていると共に、該第2凹部(14)の側面から底面に至るように前記ドリフト層(2)に形成された第2導電型のリサーフ層(15)が備えられ、さらに、前記第2凹部(14)の底面と側面との境界となるコーナ部を覆う第2導電型層(17)が備えられていることを特徴とする請求項1または2に記載の炭化珪素半導体装置。
- 炭化珪素からなる第1導電型基板(1)と、前記第1導電型基板(1)上にエピタキシャル成長によって形成された第1導電型のドリフト層(2)と、前記ドリフト層(2)上にエピタキシャル成長によって形成された第2導電型のアノード領域(3)と、
前記アノード領域(3)を囲む外周領域に、前記アノード領域(3)よりも深く前記ドリフト層(2)に達する凹部(14)が形成されていると共に、該凹部(14)の側面から底面に至るように前記ドリフト層(2)に形成された第2導電型のリサーフ層(15)が備えられ、さらに、前記凹部(14)の底面と側面との境界となるコーナ部を覆う第2導電型層(17)が備えられていることを特徴とする炭化珪素半導体装置。 - 前記第2導電型層(16、17)は、第2導電型不純物濃度が1×1018cm-3以上とされていることを特徴とする請求項1ないし4のいずれか1つに記載の炭化珪素半導体装置。
- 炭化珪素からなる第1導電型基板(1)と、前記第1導電型基板(1)上にエピタキシャル成長によって形成された第1導電型のドリフト層(2)と、前記ドリフト層(2)上にエピタキシャル成長によって形成された第2導電型の第1ゲート領域(3)と、前記第1ゲート領域(3)上にエピタキシャル成長もしくはイオン注入により形成された第1導電型のソース領域(4)とを有する半導体基板(5)を用意する工程と、
前記ソース領域(4)および第1ゲート領域(3)を貫通して前記ドリフト層(2)まで達し、一方向を長手方向とした短冊状のトレンチ(6)を形成する工程と、
前記トレンチ(6)の内壁上にエピタキシャル成長によって第1導電型のチャネル層(7)を形成する工程と、
前記チャネル層(7)の上に形成された第2導電型の第2ゲート領域(8)を形成する工程と、
前記チャネル層(7)および前記第2ゲート領域(8)を前記ソース領域(4)が露出するまで平坦化する工程と、
前記平坦化の後に、選択エッチングを行うことで少なくとも前記トレンチ(6)の先端部の前記ソース領域(4)と前記チャネル層(7)および前記第2ゲート領域(8)を除去し、前記トレンチ(6)の先端部に前記ソース領域(4)の厚みよりも深い第1凹部(13)を形成する工程と、
前記第1凹部(13)の形成後に、不活性ガスに第2導電型ドーパントとなる元素を含むガスを混合した混合ガス雰囲気において1300℃以上の活性化アニール処理を行うことで、前記第1凹部(13)の底面と側面との境界部となるコーナ部を覆うように第2導電型層(16)を形成する工程と、を含むことを特徴とするJFETを備える炭化珪素半導体装置の製造方法。 - 前記第2導電型ドーパントを含むガスとして、p型ドーパントを含むガスであるTMAもしくはB2H6を用いることを特徴とする請求項6に記載のJFETを備える炭化珪素半導体装置の製造方法。
- 前記第2導電型層(16)を形成する工程を行った後、前記第1凹部(13)内を含めて層間絶縁膜(10)を形成する工程を含んでいることを特徴とする請求項6または7に記載のJFETを備える炭化珪素半導体装置の製造方法。
- 前記JFETのセルが形成されたセル領域を囲む外周領域に、前記第1ゲート領域(3)よりも深く前記ドリフト層(2)に達する第2凹部(14)を形成する工程と、
前記第2凹部(14)の側面から底面に至るように前記ドリフト層(2)内に第2導電型のリサーフ層(15)を形成する工程とを含み、
前記リサーフ層(15)を形成する工程の後に、前記活性化アニール処理を行うことにより、前記第1凹部(13)のコーナ部を覆う前記第2導電型層(16)を形成すると同時に、前記第2凹部(14)の底面と側面との境界となるコーナ部を覆うように第2導電型層(17)を形成することを特徴とする請求項6ないし8のいずれか1つに記載のJFETを備える炭化珪素半導体装置の製造方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011182608A JP5582112B2 (ja) | 2011-08-24 | 2011-08-24 | 炭化珪素半導体装置およびその製造方法 |
EP12825299.6A EP2750171B1 (en) | 2011-08-24 | 2012-08-10 | Silicon carbide semiconductor device and method for manufacturing same |
US14/235,116 US9515197B2 (en) | 2011-08-24 | 2012-08-10 | Silicon carbide semiconductor device having layer covering corner portion of depressed portion |
PCT/JP2012/005090 WO2013027361A1 (ja) | 2011-08-24 | 2012-08-10 | 炭化珪素半導体装置およびその製造方法 |
US15/297,261 US9825125B2 (en) | 2011-08-24 | 2016-10-19 | Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011182608A JP5582112B2 (ja) | 2011-08-24 | 2011-08-24 | 炭化珪素半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013045886A true JP2013045886A (ja) | 2013-03-04 |
JP5582112B2 JP5582112B2 (ja) | 2014-09-03 |
Family
ID=47746133
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011182608A Expired - Fee Related JP5582112B2 (ja) | 2011-08-24 | 2011-08-24 | 炭化珪素半導体装置およびその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US9515197B2 (ja) |
EP (1) | EP2750171B1 (ja) |
JP (1) | JP5582112B2 (ja) |
WO (1) | WO2013027361A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9450068B2 (en) | 2012-04-17 | 2016-09-20 | Denso Corporation | Method for manufacturing silicon carbide semiconductor device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10861938B2 (en) * | 2013-07-19 | 2020-12-08 | Nissan Motor Co., Ltd. | Semiconductor device and method of manufacturing the same |
JP6651894B2 (ja) * | 2016-02-23 | 2020-02-19 | 株式会社デンソー | 化合物半導体装置およびその製造方法 |
TWI707438B (zh) * | 2019-07-19 | 2020-10-11 | 力晶積成電子製造股份有限公司 | 電路架構 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002049114A2 (en) * | 2000-12-12 | 2002-06-20 | The Kansai Electric Power Co., Inc. | High withstand voltage semiconductor device |
JP2007096078A (ja) * | 2005-09-29 | 2007-04-12 | Yokogawa Electric Corp | 半導体装置及び半導体装置の製造方法 |
US7304363B1 (en) * | 2004-11-26 | 2007-12-04 | United States Of America As Represented By The Secretary Of The Army | Interacting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device |
JP2011134970A (ja) * | 2009-12-25 | 2011-07-07 | Denso Corp | 炭化珪素半導体装置およびその製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3932842B2 (ja) | 2001-08-29 | 2007-06-20 | 株式会社デンソー | 炭化珪素半導体装置及びその製造方法 |
US20030209741A1 (en) * | 2002-04-26 | 2003-11-13 | Wataru Saitoh | Insulated gate semiconductor device |
JP4179139B2 (ja) * | 2003-11-14 | 2008-11-12 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
SE527205C2 (sv) | 2004-04-14 | 2006-01-17 | Denso Corp | Förfarande för tillverkning av halvledaranordning med kanal i halvledarsubstrat av kiselkarbid |
JP4487656B2 (ja) | 2004-04-14 | 2010-06-23 | 株式会社デンソー | 半導体装置の製造方法 |
JP2008016747A (ja) * | 2006-07-10 | 2008-01-24 | Fuji Electric Holdings Co Ltd | トレンチmos型炭化珪素半導体装置およびその製造方法 |
JP5326405B2 (ja) * | 2008-07-30 | 2013-10-30 | 株式会社デンソー | ワイドバンドギャップ半導体装置 |
-
2011
- 2011-08-24 JP JP2011182608A patent/JP5582112B2/ja not_active Expired - Fee Related
-
2012
- 2012-08-10 EP EP12825299.6A patent/EP2750171B1/en active Active
- 2012-08-10 US US14/235,116 patent/US9515197B2/en active Active
- 2012-08-10 WO PCT/JP2012/005090 patent/WO2013027361A1/ja active Application Filing
-
2016
- 2016-10-19 US US15/297,261 patent/US9825125B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002049114A2 (en) * | 2000-12-12 | 2002-06-20 | The Kansai Electric Power Co., Inc. | High withstand voltage semiconductor device |
US7304363B1 (en) * | 2004-11-26 | 2007-12-04 | United States Of America As Represented By The Secretary Of The Army | Interacting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device |
JP2007096078A (ja) * | 2005-09-29 | 2007-04-12 | Yokogawa Electric Corp | 半導体装置及び半導体装置の製造方法 |
JP2011134970A (ja) * | 2009-12-25 | 2011-07-07 | Denso Corp | 炭化珪素半導体装置およびその製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9450068B2 (en) | 2012-04-17 | 2016-09-20 | Denso Corporation | Method for manufacturing silicon carbide semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP5582112B2 (ja) | 2014-09-03 |
US9825125B2 (en) | 2017-11-21 |
US20140159058A1 (en) | 2014-06-12 |
EP2750171A1 (en) | 2014-07-02 |
US20170047394A1 (en) | 2017-02-16 |
WO2013027361A1 (ja) | 2013-02-28 |
US9515197B2 (en) | 2016-12-06 |
EP2750171A4 (en) | 2015-07-29 |
EP2750171B1 (en) | 2020-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6048317B2 (ja) | 炭化珪素半導体装置 | |
JP6572423B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP5884617B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP5893172B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
JP2019208074A (ja) | 半導体装置 | |
JP6485382B2 (ja) | 化合物半導体装置の製造方法および化合物半導体装置 | |
CN111149213B (zh) | 碳化硅半导体装置及其制造方法 | |
JP6766512B2 (ja) | 半導体装置および半導体装置の製造方法 | |
WO2017145595A1 (ja) | 化合物半導体装置およびその製造方法 | |
JP2014146666A (ja) | 半導体装置 | |
JP2019003969A (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
US20180366549A1 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
WO2017145548A1 (ja) | 化合物半導体装置およびその製造方法 | |
WO2018117061A1 (ja) | 半導体装置および半導体装置の製造方法 | |
US9825125B2 (en) | Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device | |
JP6207627B2 (ja) | 半導体装置 | |
JP5037103B2 (ja) | 炭化珪素半導体装置 | |
JP2018206872A (ja) | 半導体装置 | |
JP5692145B2 (ja) | 炭化珪素半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130121 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140401 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140530 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140617 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140630 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5582112 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |