JP2013004865A5 - - Google Patents

Download PDF

Info

Publication number
JP2013004865A5
JP2013004865A5 JP2011136474A JP2011136474A JP2013004865A5 JP 2013004865 A5 JP2013004865 A5 JP 2013004865A5 JP 2011136474 A JP2011136474 A JP 2011136474A JP 2011136474 A JP2011136474 A JP 2011136474A JP 2013004865 A5 JP2013004865 A5 JP 2013004865A5
Authority
JP
Japan
Prior art keywords
solder
solder ball
forming
semiconductor device
spherical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011136474A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013004865A (ja
JP5837339B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2011136474A priority Critical patent/JP5837339B2/ja
Priority claimed from JP2011136474A external-priority patent/JP5837339B2/ja
Priority to US13/526,821 priority patent/US8736053B2/en
Publication of JP2013004865A publication Critical patent/JP2013004865A/ja
Publication of JP2013004865A5 publication Critical patent/JP2013004865A5/ja
Application granted granted Critical
Publication of JP5837339B2 publication Critical patent/JP5837339B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011136474A 2011-06-20 2011-06-20 半導体装置の製造方法及び半導体装置 Active JP5837339B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2011136474A JP5837339B2 (ja) 2011-06-20 2011-06-20 半導体装置の製造方法及び半導体装置
US13/526,821 US8736053B2 (en) 2011-06-20 2012-06-19 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011136474A JP5837339B2 (ja) 2011-06-20 2011-06-20 半導体装置の製造方法及び半導体装置

Publications (3)

Publication Number Publication Date
JP2013004865A JP2013004865A (ja) 2013-01-07
JP2013004865A5 true JP2013004865A5 (enExample) 2014-07-24
JP5837339B2 JP5837339B2 (ja) 2015-12-24

Family

ID=47353038

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011136474A Active JP5837339B2 (ja) 2011-06-20 2011-06-20 半導体装置の製造方法及び半導体装置

Country Status (2)

Country Link
US (1) US8736053B2 (enExample)
JP (1) JP5837339B2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012114173A (ja) * 2010-11-23 2012-06-14 Shinko Electric Ind Co Ltd 半導体装置の製造方法及び半導体装置
US8928134B2 (en) * 2012-12-28 2015-01-06 Taiwan Semiconductor Manufacturing Company, Ltd. Package on package bonding structure and method for forming the same
US9305853B2 (en) 2013-08-30 2016-04-05 Apple Inc. Ultra fine pitch PoP coreless package
US9613933B2 (en) * 2014-03-05 2017-04-04 Intel Corporation Package structure to enhance yield of TMI interconnections
GB2540060B (en) * 2014-03-27 2019-02-13 Intel Corp Hybrid interconnect for low temperature attach
US10236267B2 (en) * 2014-08-01 2019-03-19 Kyocera International, Inc. Methods of forming flip chip systems
JP6319026B2 (ja) * 2014-09-29 2018-05-09 日亜化学工業株式会社 発光装置及びその製造方法
US10231338B2 (en) 2015-06-24 2019-03-12 Intel Corporation Methods of forming trenches in packages structures and structures formed thereby
KR102420126B1 (ko) 2016-02-01 2022-07-12 삼성전자주식회사 반도체 소자
TWI602275B (zh) * 2016-10-14 2017-10-11 恆勁科技股份有限公司 封裝結構及其製作方法
US10804115B2 (en) 2017-08-03 2020-10-13 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
US10541209B2 (en) * 2017-08-03 2020-01-21 General Electric Company Electronics package including integrated electromagnetic interference shield and method of manufacturing thereof
US10541153B2 (en) * 2017-08-03 2020-01-21 General Electric Company Electronics package with integrated interconnect structure and method of manufacturing thereof
CN116403973B (zh) * 2023-04-23 2025-01-17 长鑫存储技术有限公司 封装叠层结构及其制备方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7777351B1 (en) 2007-10-01 2010-08-17 Amkor Technology, Inc. Thin stacked interposer package
JP4831502B2 (ja) * 2008-09-25 2011-12-07 日立金属株式会社 耐落下衝撃特性に優れた接続端子用ボールおよび接続端子ならびに電子部品
JP5214554B2 (ja) * 2009-07-30 2013-06-19 ラピスセミコンダクタ株式会社 半導体チップ内蔵パッケージ及びその製造方法、並びに、パッケージ・オン・パッケージ型半導体装置及びその製造方法
WO2011064971A1 (ja) * 2009-11-27 2011-06-03 住友ベークライト株式会社 電子装置の製造方法、電子装置、電子装置パッケージの製造方法、電子装置パッケージ

Similar Documents

Publication Publication Date Title
JP2013004865A5 (enExample)
TWI529883B (zh) 封裝堆疊結構及其製法暨無核心層式封裝基板及其製法
WO2015175554A3 (en) Forming a conductive connection by melting a solder portion without melting another solder portion with the same melting point and a corresponding conductive connection
JP2009099597A (ja) 半導体装置およびその製造方法
JP2009224625A (ja) はんだバンプを有する配線基板及びその製造方法
CN104064514B (zh) 半导体器件制造方法
TWI446508B (zh) 無核心式封裝基板及其製法
JP2012160500A5 (enExample)
JP2013012522A5 (ja) パッケージの製造方法およびｐｏｐ構造体
US11742310B2 (en) Method of manufacturing semiconductor device
CN103050466B (zh) 半导体封装件及其制法
JP2011166081A (ja) 半導体装置、半導体パッケージ、インタポーザ、半導体装置の製造方法、及びインタポーザの製造方法
JP2008235555A5 (enExample)
CN103229609B (zh) 第二级互连结构及其制造方法
TWI546931B (zh) 半導體器件的製作方法
JP2018507556A5 (enExample)
JP2017538280A5 (enExample)
JP2020080370A5 (enExample)
JP5934057B2 (ja) プリント回路基板
KR20150090504A (ko) 패키지 기판
CN102543925A (zh) 基于锯齿型铜布线的芯片级三维柔性封装结构
CN202423261U (zh) 基于锯齿型铜布线的芯片级三维柔性封装结构
CN102569231A (zh) 基于卷曲型铜布线的芯片级三维柔性封装结构
JP2016134481A (ja) 積層チップ及び積層チップの製造方法
TWI541917B (zh) 封裝基板之製法