JP2011035182A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011035182A5 JP2011035182A5 JP2009180388A JP2009180388A JP2011035182A5 JP 2011035182 A5 JP2011035182 A5 JP 2011035182A5 JP 2009180388 A JP2009180388 A JP 2009180388A JP 2009180388 A JP2009180388 A JP 2009180388A JP 2011035182 A5 JP2011035182 A5 JP 2011035182A5
- Authority
- JP
- Japan
- Prior art keywords
- layer
- via hole
- wiring
- resin
- resin layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000011347 resin Substances 0.000 claims description 29
- 229920005989 resin Polymers 0.000 claims description 29
- 238000007747 plating Methods 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 9
- 239000000758 substrate Substances 0.000 claims description 7
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 238000009713 electroplating Methods 0.000 claims description 2
- 238000000034 method Methods 0.000 claims 4
- 230000000149 penetrating effect Effects 0.000 claims 3
- 230000007423 decrease Effects 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
- 238000005498 polishing Methods 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 claims 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009180388A JP5419583B2 (ja) | 2009-08-03 | 2009-08-03 | 配線基板の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009180388A JP5419583B2 (ja) | 2009-08-03 | 2009-08-03 | 配線基板の製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2011035182A JP2011035182A (ja) | 2011-02-17 |
JP2011035182A5 true JP2011035182A5 (enrdf_load_stackoverflow) | 2012-08-09 |
JP5419583B2 JP5419583B2 (ja) | 2014-02-19 |
Family
ID=43763960
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009180388A Active JP5419583B2 (ja) | 2009-08-03 | 2009-08-03 | 配線基板の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5419583B2 (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20150024093A (ko) * | 2013-08-26 | 2015-03-06 | 삼성전기주식회사 | 인쇄회로기판 및 인쇄회로기판 제조 방법 |
WO2020027022A1 (ja) | 2018-07-31 | 2020-02-06 | 京セラ株式会社 | 印刷配線板及び印刷配線板の製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3790063B2 (ja) * | 1999-03-08 | 2006-06-28 | 新光電気工業株式会社 | 多層配線基板及びその製造方法並びに半導体装置 |
JP2001044589A (ja) * | 1999-07-30 | 2001-02-16 | Nitto Denko Corp | 回路基板 |
JP2001267747A (ja) * | 2000-03-22 | 2001-09-28 | Nitto Denko Corp | 多層回路基板の製造方法 |
JP4448610B2 (ja) * | 2000-10-18 | 2010-04-14 | 日東電工株式会社 | 回路基板の製造方法 |
JP2004193520A (ja) * | 2002-12-13 | 2004-07-08 | Sumitomo Bakelite Co Ltd | プリント配線板の製造方法 |
JP2005109108A (ja) * | 2003-09-30 | 2005-04-21 | Ibiden Co Ltd | ビルドアッププリント配線板及びその製造方法 |
JP2006049804A (ja) * | 2004-07-07 | 2006-02-16 | Shinko Electric Ind Co Ltd | 配線基板の製造方法 |
-
2009
- 2009-08-03 JP JP2009180388A patent/JP5419583B2/ja active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI437668B (zh) | 佈線板、半導體裝置、佈線板之製造方法及半導體裝置之製造方法 | |
WO2014192270A1 (ja) | 貫通電極付き配線基板、その製造方法及び半導体装置 | |
CN102214628B (zh) | 封装基板及其制造方法 | |
JP2011040702A5 (enrdf_load_stackoverflow) | ||
TWI552282B (zh) | 封裝結構及其製法 | |
US8698303B2 (en) | Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device | |
US8284561B2 (en) | Embedded component package structure | |
JP2010283044A5 (enrdf_load_stackoverflow) | ||
JP2012094734A5 (enrdf_load_stackoverflow) | ||
JP2015076465A (ja) | プリント配線板、プリント配線板の製造方法、パッケージ−オン−パッケージ | |
JP2010267805A5 (enrdf_load_stackoverflow) | ||
US9716060B2 (en) | Package structure with an embedded electronic component and method of fabricating the package structure | |
JP2010103467A (ja) | 半導体パッケージ及びその製造方法 | |
JP2007012854A (ja) | 半導体チップ及びその製造方法 | |
US9711476B2 (en) | Wiring board and electronic component device | |
JP2010245509A (ja) | 半導体装置 | |
JP5980634B2 (ja) | プリント基板 | |
WO2010116698A3 (en) | Method of manufacturing semiconductor chip | |
JP2011142291A (ja) | 半導体パッケージ及び半導体パッケージの製造方法 | |
CN104167369B (zh) | 芯片封装结构的制作方法 | |
JP2011035182A5 (enrdf_load_stackoverflow) | ||
JP2011187912A (ja) | 電子素子内蔵型印刷回路基板及びその製造方法 | |
TW200933831A (en) | Integrated circuit package and the method for fabricating thereof | |
JP2018006712A5 (enrdf_load_stackoverflow) | ||
KR101158213B1 (ko) | 전자부품 내장형 인쇄회로기판 및 이의 제조 방법 |