JP2010503945A5 - - Google Patents

Download PDF

Info

Publication number
JP2010503945A5
JP2010503945A5 JP2009528383A JP2009528383A JP2010503945A5 JP 2010503945 A5 JP2010503945 A5 JP 2010503945A5 JP 2009528383 A JP2009528383 A JP 2009528383A JP 2009528383 A JP2009528383 A JP 2009528383A JP 2010503945 A5 JP2010503945 A5 JP 2010503945A5
Authority
JP
Japan
Prior art keywords
volatile memory
page
voltage
initial value
sample
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009528383A
Other languages
English (en)
Japanese (ja)
Other versions
JP4950296B2 (ja
JP2010503945A (ja
Filing date
Publication date
Priority claimed from US11/531,217 external-priority patent/US7606091B2/en
Priority claimed from US11/531,223 external-priority patent/US7606077B2/en
Application filed filed Critical
Priority claimed from PCT/US2007/077295 external-priority patent/WO2008033679A2/en
Publication of JP2010503945A publication Critical patent/JP2010503945A/ja
Publication of JP2010503945A5 publication Critical patent/JP2010503945A5/ja
Application granted granted Critical
Publication of JP4950296B2 publication Critical patent/JP4950296B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009528383A 2006-09-12 2007-08-30 初期プログラミング電圧のトリミング中に消去／書き込みサイクルを減らす不揮発性メモリおよび方法 Active JP4950296B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/531,223 2006-09-12
US11/531,217 US7606091B2 (en) 2006-09-12 2006-09-12 Method for non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
US11/531,217 2006-09-12
US11/531,223 US7606077B2 (en) 2006-09-12 2006-09-12 Non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
PCT/US2007/077295 WO2008033679A2 (en) 2006-09-12 2007-08-30 Non-volatile memory and method for reduced erase/write cycling during trimming of initial programming voltage

Publications (3)

Publication Number Publication Date
JP2010503945A JP2010503945A (ja) 2010-02-04
JP2010503945A5 true JP2010503945A5 (enExample) 2010-10-14
JP4950296B2 JP4950296B2 (ja) 2012-06-13

Family

ID=39184456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009528383A Active JP4950296B2 (ja) 2006-09-12 2007-08-30 初期プログラミング電圧のトリミング中に消去／書き込みサイクルを減らす不揮発性メモリおよび方法

Country Status (6)

Country Link
EP (1) EP2062265B1 (enExample)
JP (1) JP4950296B2 (enExample)
KR (1) KR101402071B1 (enExample)
AT (1) ATE511693T1 (enExample)
TW (1) TWI354993B (enExample)
WO (1) WO2008033679A2 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7606077B2 (en) 2006-09-12 2009-10-20 Sandisk Corporation Non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
US7453731B2 (en) 2006-09-12 2008-11-18 Sandisk Corporation Method for non-volatile memory with linear estimation of initial programming voltage
EP2383748A3 (en) * 2006-09-12 2012-03-28 SanDisk Corporation Non-volatile memory and method for linear estimation of initial programming voltage
US7606091B2 (en) 2006-09-12 2009-10-20 Sandisk Corporation Method for non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
US7599223B2 (en) 2006-09-12 2009-10-06 Sandisk Corporation Non-volatile memory with linear estimation of initial programming voltage
US7570520B2 (en) 2006-12-27 2009-08-04 Sandisk Corporation Non-volatile storage system with initial programming voltage based on trial
US7551482B2 (en) 2006-12-27 2009-06-23 Sandisk Corporation Method for programming with initial programming voltage based on trial
WO2008083131A2 (en) * 2006-12-27 2008-07-10 Sandisk Corporation Method for programming with initial programming voltage based on trial
JP5032290B2 (ja) * 2007-12-14 2012-09-26 株式会社東芝 不揮発性半導体記憶装置
KR100960479B1 (ko) * 2007-12-24 2010-06-01 주식회사 하이닉스반도체 플래시 메모리 장치 및 동작 방법
KR101335177B1 (ko) * 2011-09-26 2013-11-29 서울시립대학교 산학협력단 비휘발성 메모리 저장장치에서 워크로드와 데이터 재사용 시간을 고려한 선택적 트림 방법
US8724388B2 (en) * 2012-04-02 2014-05-13 Spansion Llc Adaptively programming or erasing flash memory blocks
TWI498905B (zh) * 2013-12-03 2015-09-01 Winbond Electronics Corp 非揮發性記憶體部份抹除方法
TWI690936B (zh) * 2019-03-20 2020-04-11 大陸商合肥沛睿微電子股份有限公司 固態硬碟裝置與相關的固態硬碟控制電路
TWI701677B (zh) * 2019-03-20 2020-08-11 大陸商合肥沛睿微電子股份有限公司 固態硬碟裝置與相關的資料寫入方法
CN111897682A (zh) * 2019-05-05 2020-11-06 北京兆易创新科技股份有限公司 一种测试结果记录方法、装置、电子设备及存储介质
US20240177778A1 (en) * 2022-11-30 2024-05-30 Sandisk Technologies Llc Non-volatile memory with adaptive dummy word line bias

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0185611B1 (ko) * 1995-12-11 1999-04-15 김광호 불휘발성 반도체 메모리장치의 고전압 레벨 최적화 회로 및 그 방법
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6304487B1 (en) * 2000-02-28 2001-10-16 Advanced Micro Devices, Inc. Register driven means to control programming voltages
US6246611B1 (en) 2000-02-28 2001-06-12 Advanced Micro Devices, Inc. System for erasing a memory cell
US6928001B2 (en) * 2000-12-07 2005-08-09 Saifun Semiconductors Ltd. Programming and erasing methods for a non-volatile memory cell
JP3866627B2 (ja) * 2002-07-12 2007-01-10 株式会社東芝 不揮発性半導体メモリ
KR100541819B1 (ko) * 2003-12-30 2006-01-10 삼성전자주식회사 스타트 프로그램 전압을 차등적으로 사용하는 불휘발성반도체 메모리 장치 및 그에 따른 프로그램 방법
US7020026B2 (en) 2004-05-05 2006-03-28 Sandisk Corporation Bitline governed approach for program control of non-volatile memory

Similar Documents

Publication Publication Date Title
JP2010503945A5 (enExample)
JP2010503946A5 (enExample)
TWI501232B (zh) 用於類比記憶體單元之增強之程式化及抹除方案
JP2007533055A5 (enExample)
JP2011527071A5 (enExample)
JP2012504820A5 (enExample)
US9607692B2 (en) Threshold voltage distribution determination
JP2011527072A5 (enExample)
JP2013518359A5 (enExample)
JP2010509700A5 (enExample)
JP2008305536A5 (enExample)
CN102385902A (zh) 固态储存装置及其数据控制方法
JP2009537935A5 (enExample)
JP2000348492A5 (enExample)
DE102013100596B4 (de) Nichtflüchtiges Speichersystem mit Programmier- und Löschverfahren und Blockverwaltungsverfahren
TW200834591A (en) Non-volatile memory and method for reduced erase/write cycling during trimming of initial programming voltage
JP2012022767A5 (enExample)
JP2011510428A5 (enExample)
US8902648B2 (en) Dynamic program window determination in a memory device
JP2011515786A5 (enExample)
TW200847168A (en) Method for nitride trapping layer memory array word line retry erasing and threshold voltage recovering
CN105097045A (zh) 用于nand闪存器件中的缺陷修复的方法和装置
DE102015011991A1 (de) Codierungsschema für vertikale 3D-Flash-Speicher
KR20140030039A (ko) 소프트 프로그래밍을 사용하는 비휘발성 메모리(ｎｖｍ)
US7590001B2 (en) Flash memory with optimized write sector spares