JP2010503204A5 - - Google Patents

Download PDF

Info

Publication number
JP2010503204A5
JP2010503204A5 JP2009526620A JP2009526620A JP2010503204A5 JP 2010503204 A5 JP2010503204 A5 JP 2010503204A5 JP 2009526620 A JP2009526620 A JP 2009526620A JP 2009526620 A JP2009526620 A JP 2009526620A JP 2010503204 A5 JP2010503204 A5 JP 2010503204A5
Authority
JP
Japan
Prior art keywords
integrated system
layer
copper
barrier layer
metal barrier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009526620A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010503204A (ja
JP5484053B2 (ja
Filing date
Publication date
Priority claimed from US11/514,038 external-priority patent/US8241701B2/en
Priority claimed from US11/639,050 external-priority patent/US8916232B2/en
Application filed filed Critical
Publication of JP2010503204A publication Critical patent/JP2010503204A/ja
Publication of JP2010503204A5 publication Critical patent/JP2010503204A5/ja
Application granted granted Critical
Publication of JP5484053B2 publication Critical patent/JP5484053B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2009526620A 2006-08-30 2007-08-17 銅配線のバリア界面調整のための方法および装置 Expired - Fee Related JP5484053B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/514,038 US8241701B2 (en) 2005-08-31 2006-08-30 Processes and systems for engineering a barrier surface for copper deposition
US11/514,038 2006-08-30
US11/639,050 US8916232B2 (en) 2006-08-30 2006-12-13 Method for barrier interface preparation of copper interconnect
US11/639,050 2006-12-13
PCT/US2007/018250 WO2008027214A2 (en) 2006-08-30 2007-08-17 Methods and apparatus for barrier interface preparation of copper interconnect

Publications (3)

Publication Number Publication Date
JP2010503204A JP2010503204A (ja) 2010-01-28
JP2010503204A5 true JP2010503204A5 (enExample) 2012-04-26
JP5484053B2 JP5484053B2 (ja) 2014-05-07

Family

ID=39136456

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009526620A Expired - Fee Related JP5484053B2 (ja) 2006-08-30 2007-08-17 銅配線のバリア界面調整のための方法および装置

Country Status (7)

Country Link
US (3) US8916232B2 (enExample)
JP (1) JP5484053B2 (enExample)
CN (1) CN101511494B (enExample)
MY (1) MY157906A (enExample)
SG (1) SG174749A1 (enExample)
TW (1) TWI378533B (enExample)
WO (1) WO2008027214A2 (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090304914A1 (en) * 2006-08-30 2009-12-10 Lam Research Corporation Self assembled monolayer for improving adhesion between copper and barrier layer
JP4755573B2 (ja) * 2006-11-30 2011-08-24 東京応化工業株式会社 処理装置および処理方法、ならびに表面処理治具
JP4971078B2 (ja) * 2007-08-30 2012-07-11 東京応化工業株式会社 表面処理装置
US8679970B2 (en) * 2008-05-21 2014-03-25 International Business Machines Corporation Structure and process for conductive contact integration
JP2010040771A (ja) * 2008-08-05 2010-02-18 Rohm Co Ltd 半導体装置の製造方法
EP2159304A1 (en) * 2008-08-27 2010-03-03 Nederlandse Organisatie voor toegepast- natuurwetenschappelijk onderzoek TNO Apparatus and method for atomic layer deposition
US9177917B2 (en) * 2010-08-20 2015-11-03 Micron Technology, Inc. Semiconductor constructions
JP5862353B2 (ja) * 2011-08-05 2016-02-16 東京エレクトロン株式会社 半導体装置の製造方法
US9312203B2 (en) * 2013-01-02 2016-04-12 Globalfoundries Inc. Dual damascene structure with liner
US9865501B2 (en) * 2013-03-06 2018-01-09 Lam Research Corporation Method and apparatus for remote plasma treatment for reducing metal oxides on a metal seed layer
US8916469B2 (en) * 2013-03-12 2014-12-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating copper damascene
CN104517893A (zh) * 2013-09-29 2015-04-15 格罗方德半导体公司 自组装单层原位气相沉积作为铜助粘剂及扩散阻障件的方法
US9269585B2 (en) * 2014-01-10 2016-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method for cleaning metal gate surface
US9490211B1 (en) * 2015-06-23 2016-11-08 Lam Research Corporation Copper interconnect
JP6470876B2 (ja) * 2016-05-16 2019-02-13 株式会社アルバック Cu膜の形成方法
US9768063B1 (en) 2016-06-30 2017-09-19 Lam Research Corporation Dual damascene fill
US9875958B1 (en) 2016-11-09 2018-01-23 International Business Machines Corporation Trace/via hybrid structure and method of manufacture
US10731250B2 (en) * 2017-06-06 2020-08-04 Lam Research Corporation Depositing ruthenium layers in interconnect metallization
TWI757565B (zh) * 2017-12-22 2022-03-11 美商應用材料股份有限公司 在導電表面上沉積阻擋層的方法
US10801978B2 (en) * 2018-03-12 2020-10-13 Nova Measuring Instruments, Inc. XPS metrology for process control in selective deposition
JP2019192892A (ja) 2018-04-18 2019-10-31 東京エレクトロン株式会社 処理システムおよび処理方法
CN109273402B (zh) * 2018-09-13 2020-08-25 德淮半导体有限公司 金属阻挡层的制作方法、金属互连结构及其制作方法
TWI864099B (zh) 2019-09-25 2024-12-01 日商東京威力科創股份有限公司 基板液處理方法及基板液處理裝置
US11410881B2 (en) * 2020-06-28 2022-08-09 Applied Materials, Inc. Impurity removal in doped ALD tantalum nitride
US20250286002A1 (en) * 2024-03-08 2025-09-11 Applied Materials, Inc. Aluminum Oxide Crystallization Barrier for Hybrid Bonding

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6017820A (en) * 1998-07-17 2000-01-25 Cutek Research, Inc. Integrated vacuum and plating cluster system
US6362099B1 (en) 1999-03-09 2002-03-26 Applied Materials, Inc. Method for enhancing the adhesion of copper deposited by chemical vapor deposition
JP2001015517A (ja) 1999-07-02 2001-01-19 Ebara Corp 半導体装置及びその製造方法
US6413858B1 (en) * 1999-08-27 2002-07-02 Micron Technology, Inc. Barrier and electroplating seed layer
JP4537523B2 (ja) 2000-02-16 2010-09-01 富士通株式会社 Cu系埋込配線のパルスメッキ方法
KR100775159B1 (ko) * 2000-05-15 2007-11-12 에이에스엠 인터내셔널 엔.붸. 집적회로의 생산 공정
US6777327B2 (en) * 2001-03-28 2004-08-17 Sharp Laboratories Of America, Inc. Method of barrier metal surface treatment prior to Cu deposition to improve adhesion and trench filling characteristics
JP4169950B2 (ja) * 2001-05-18 2008-10-22 Necエレクトロニクス株式会社 半導体装置の製造方法
US6528884B1 (en) * 2001-06-01 2003-03-04 Advanced Micro Devices, Inc. Conformal atomic liner layer in an integrated circuit interconnect
US6686278B2 (en) * 2001-06-19 2004-02-03 United Microelectronics Corp. Method for forming a plug metal layer
JP2003059861A (ja) 2001-08-09 2003-02-28 Tokyo Electron Ltd 成膜方法および成膜装置
US7049226B2 (en) * 2001-09-26 2006-05-23 Applied Materials, Inc. Integration of ALD tantalum nitride for copper metallization
KR100805843B1 (ko) * 2001-12-28 2008-02-21 에이에스엠지니텍코리아 주식회사 구리 배선 형성방법, 그에 따라 제조된 반도체 소자 및구리 배선 형성 시스템
AU2003217197A1 (en) * 2002-01-10 2003-07-30 Semitool, Inc. Method for applying metal features onto barrier layers using electrochemical deposition
US20030143837A1 (en) * 2002-01-28 2003-07-31 Applied Materials, Inc. Method of depositing a catalytic layer
US20040040504A1 (en) * 2002-08-01 2004-03-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing apparatus
US8241701B2 (en) * 2005-08-31 2012-08-14 Lam Research Corporation Processes and systems for engineering a barrier surface for copper deposition
US6875693B1 (en) * 2003-03-26 2005-04-05 Lsi Logic Corporation Via and metal line interface capable of reducing the incidence of electro-migration induced voids
WO2004113585A2 (en) * 2003-06-18 2004-12-29 Applied Materials, Inc. Atomic layer deposition of barrier materials
US20050079703A1 (en) * 2003-10-09 2005-04-14 Applied Materials, Inc. Method for planarizing an interconnect structure
EP1735824A2 (en) * 2004-04-14 2006-12-27 University of Massachusetts Adhesion of a metal layer to a substrate and related structures
US7211509B1 (en) * 2004-06-14 2007-05-01 Novellus Systems, Inc, Method for enhancing the nucleation and morphology of ruthenium films on dielectric substrates using amine containing compounds
US20090304914A1 (en) * 2006-08-30 2009-12-10 Lam Research Corporation Self assembled monolayer for improving adhesion between copper and barrier layer
DE102004037089A1 (de) * 2004-07-30 2006-03-16 Advanced Micro Devices, Inc., Sunnyvale Technik zur Herstellung einer Passivierungsschicht vor dem Abscheiden einer Barrierenschicht in einer Kupfermetallisierungsschicht
US7476618B2 (en) * 2004-10-26 2009-01-13 Asm Japan K.K. Selective formation of metal layers in an integrated circuit
US7309658B2 (en) * 2004-11-22 2007-12-18 Intermolecular, Inc. Molecular self-assembly in substrate processing
US20060240187A1 (en) * 2005-01-27 2006-10-26 Applied Materials, Inc. Deposition of an intermediate catalytic layer on a barrier layer for copper metallization
US7514353B2 (en) * 2005-03-18 2009-04-07 Applied Materials, Inc. Contact metallization scheme using a barrier layer over a silicide layer
US7459392B2 (en) * 2005-03-31 2008-12-02 Intel Corporation Noble metal barrier and seed layer for semiconductors
US20070098902A1 (en) * 2005-06-17 2007-05-03 Cornell Research Foundation, Inc. Fabricating inorganic-on-organic interfaces for molecular electronics employing a titanium coordination complex and thiophene self-assembled monolayers
KR100657165B1 (ko) * 2005-08-12 2006-12-13 동부일렉트로닉스 주식회사 구리 배선의 형성 방법 및 그에 의해 형성된 구리 배선을포함하는 반도체 소자
US20070108063A1 (en) * 2005-09-28 2007-05-17 Ebara Corporation Layer forming method, layer forming apparatus, workpiece processing apparatus, interconnect forming method, and substrate interconnect structure
US20070099422A1 (en) * 2005-10-28 2007-05-03 Kapila Wijekoon Process for electroless copper deposition
US7524765B2 (en) * 2005-11-02 2009-04-28 Intel Corporation Direct tailoring of the composition and density of ALD films
US20070281476A1 (en) * 2006-06-02 2007-12-06 Lavoie Adrien R Methods for forming thin copper films and structures formed thereby
US7902064B1 (en) * 2007-05-16 2011-03-08 Intermolecular, Inc. Method of forming a layer to enhance ALD nucleation on a substrate

Similar Documents

Publication Publication Date Title
JP2010503204A5 (enExample)
JP2010503203A5 (enExample)
JP5484053B2 (ja) 銅配線のバリア界面調整のための方法および装置
TWI462178B (zh) 用以改善銅與阻隔層間之黏接的自組裝單層膜
KR20240060770A (ko) 유전체 표면들에 대하여 금속 또는 금속성 표면들 상에서의 선택적 퇴적
CN101548030A (zh) 用于增强铜和阻挡层之间粘结的自组装单层
JP2008538126A5 (enExample)
JP4658857B2 (ja) 積層構造を備えた集積回路構造およびその製造方法
US7674700B2 (en) Apparatus for manufacturing semiconductor device and method for manufacturing semiconductor device using the same
TWI373809B (en) Integrated substrate processing in a vacuum processing tool
KR101487564B1 (ko) 구리 상호접속부의 배리어 계면 제작 방법 및 장치
TWI408736B (zh) Method for forming tantalum nitride film
TWI434332B (zh) Method for forming tantalum nitride film
TWI392018B (zh) Method for forming tantalum nitride film
WO2022118879A1 (ja) 原子層堆積装置および原子層堆積方法
US20080057182A1 (en) Method for gap fill in controlled ambient system
CN120866812A (zh) 区域选择性沉积
JP2023143793A (ja) 基板処理方法及びこれを用いた選択的蒸着方法
CN117461123A (zh) 通过pvd法控制低电阻材料的电阻率和结晶度的方法
Phillips et al. Substrate Dosing with TiCl4 as a Surface Pretreatment for CVD and ALD of Al for Future IC Interconnects
JP2006152419A (ja) 成膜装置とこの成膜装置を含む複合型配線膜形成装置および薄膜製造方法