JP2010258761A - クロック分周回路 - Google Patents

クロック分周回路 Download PDF

Info

Publication number
JP2010258761A
JP2010258761A JP2009106173A JP2009106173A JP2010258761A JP 2010258761 A JP2010258761 A JP 2010258761A JP 2009106173 A JP2009106173 A JP 2009106173A JP 2009106173 A JP2009106173 A JP 2009106173A JP 2010258761 A JP2010258761 A JP 2010258761A
Authority
JP
Japan
Prior art keywords
value
output
signal
clock signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009106173A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010258761A5 (enExample
Inventor
Masahiro Usui
正廣 薄井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2009106173A priority Critical patent/JP2010258761A/ja
Publication of JP2010258761A publication Critical patent/JP2010258761A/ja
Publication of JP2010258761A5 publication Critical patent/JP2010258761A5/ja
Pending legal-status Critical Current

Links

Images

JP2009106173A 2009-04-24 2009-04-24 クロック分周回路 Pending JP2010258761A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009106173A JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009106173A JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Publications (2)

Publication Number Publication Date
JP2010258761A true JP2010258761A (ja) 2010-11-11
JP2010258761A5 JP2010258761A5 (enExample) 2012-04-05

Family

ID=43319174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009106173A Pending JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Country Status (1)

Country Link
JP (1) JP2010258761A (enExample)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340818A (ja) * 1998-05-25 1999-12-10 Matsushita Electric Ind Co Ltd パルス演算処理装置
JP2006148807A (ja) * 2004-11-24 2006-06-08 Sony Corp クロック分周回路
JP2006165931A (ja) * 2004-12-07 2006-06-22 Renesas Technology Corp 分周回路および通信装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340818A (ja) * 1998-05-25 1999-12-10 Matsushita Electric Ind Co Ltd パルス演算処理装置
JP2006148807A (ja) * 2004-11-24 2006-06-08 Sony Corp クロック分周回路
JP2006165931A (ja) * 2004-12-07 2006-06-22 Renesas Technology Corp 分周回路および通信装置

Similar Documents

Publication Publication Date Title
JP5522050B2 (ja) クロック分周回路、クロック分配回路、クロック分周方法及びクロック分配方法
CN101657731B (zh) 测试装置及测试方法
JP4371046B2 (ja) クロック分周回路
US10491201B2 (en) Delay circuit, count value generation circuit, and physical quantity sensor
JP5494858B2 (ja) クロック信号分周回路及びクロック信号分周方法
KR20130095832A (ko) 비트 생성 장치 및 비트 생성 방법
US8732510B2 (en) Digital forced oscilation by direct digital synthesis to generate pulse stream having frequency relative to a reference clock signal and to eliminate an off-chip filter
JP3714570B2 (ja) 並列処理用割り算回路
CN102231101B (zh) 一种除法器及除法处理方法
JP4806631B2 (ja) タイミング発生器および半導体試験装置
JP2005045507A (ja) 非整数分周器
JP2010258761A (ja) クロック分周回路
CN108631752B (zh) 成形滤波器及其成形方法
JP7040572B2 (ja) 遅延回路、カウント値生成回路および物理量センサー
CN119720896B (zh) 基于fpga的时序发生器、时序产生方法、终端设备及可读存储介质
JP5493591B2 (ja) クロック分周回路および方法
US9564904B2 (en) Asynchronous high-speed programmable divider
CN114385111B (zh) 随机计算电路及方法
JP5935563B2 (ja) 設計支援装置、設計支援方法及びプログラム
JP2017163378A (ja) 周波数デルタシグマ変調信号出力装置
JP2013109436A (ja) クロック生成回路、その制御方法、エミュレータ、及びエミュレーション方法
CN117176139A (zh) 分频比为2的n次方加减1的分频器构建方法和分频器
JP2004164402A (ja) タイマーカウント値の非同期読み出し方法及びタイマー
JP2001014142A (ja) 除算回路

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120220

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130716

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20131203