JP2010258761A5 - - Google Patents

Download PDF

Info

Publication number
JP2010258761A5
JP2010258761A5 JP2009106173A JP2009106173A JP2010258761A5 JP 2010258761 A5 JP2010258761 A5 JP 2010258761A5 JP 2009106173 A JP2009106173 A JP 2009106173A JP 2009106173 A JP2009106173 A JP 2009106173A JP 2010258761 A5 JP2010258761 A5 JP 2010258761A5
Authority
JP
Japan
Prior art keywords
value
set value
signal
clock signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009106173A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010258761A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2009106173A priority Critical patent/JP2010258761A/ja
Priority claimed from JP2009106173A external-priority patent/JP2010258761A/ja
Publication of JP2010258761A publication Critical patent/JP2010258761A/ja
Publication of JP2010258761A5 publication Critical patent/JP2010258761A5/ja
Pending legal-status Critical Current

Links

JP2009106173A 2009-04-24 2009-04-24 クロック分周回路 Pending JP2010258761A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009106173A JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009106173A JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Publications (2)

Publication Number Publication Date
JP2010258761A JP2010258761A (ja) 2010-11-11
JP2010258761A5 true JP2010258761A5 (enExample) 2012-04-05

Family

ID=43319174

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009106173A Pending JP2010258761A (ja) 2009-04-24 2009-04-24 クロック分周回路

Country Status (1)

Country Link
JP (1) JP2010258761A (enExample)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3624690B2 (ja) * 1998-05-25 2005-03-02 松下電器産業株式会社 パルス演算処理装置
JP4371046B2 (ja) * 2004-11-24 2009-11-25 ソニー株式会社 クロック分周回路
JP2006165931A (ja) * 2004-12-07 2006-06-22 Renesas Technology Corp 分周回路および通信装置

Similar Documents

Publication Publication Date Title
JP2008219877A5 (enExample)
DE502008000252D1 (de) Erzeugung dekorrelierter signale
JP2015536829A5 (enExample)
JP2008157971A5 (enExample)
WO2012121892A3 (en) Delay circuitry
WO2014093843A3 (en) Power converter for generating both positive and negative output signals
WO2012125241A3 (en) Clock gated power saving shift register
WO2008114446A1 (ja) クロック信号選択回路
JP2010088108A5 (enExample)
JP2011044795A5 (enExample)
MX2014009802A (es) Conversion real-a-compleja con bajo retardo en bancos de filtros de solapamiento para procesamiento parcialmente complejo.
WO2016114892A3 (en) Clock-gating cell with low area, low power, and low setup time
JP2019527884A5 (enExample)
JP2011055048A5 (enExample)
TW200746813A (en) Direct conversion TV tuner and method thereof
GB201209121D0 (en) Apparatus and method for synchronising signals
WO2012064537A3 (en) Using a stuttered clock signal to reduce self-induced voltage noise
TW201129889A (en) Temperature-control circuit of a heating line and a temperature-control method thereof
RU2012126933A (ru) Обнаружитель-измеритель когерентно-импульсных сигналов
WO2013001059A3 (de) Doherty-verstärker mit wirkungsgradoptimierung
JP2013034188A5 (enExample)
JP2010258761A5 (enExample)
GB2481737A (en) Performing multiplication using an analog-to-digital converter
JP2016114379A5 (enExample)
WO2014130104A3 (en) Generation of a composite read based on neighboring data