JP2009065136A - 半導体基板の作製方法 - Google Patents

半導体基板の作製方法 Download PDF

Info

Publication number
JP2009065136A
JP2009065136A JP2008203669A JP2008203669A JP2009065136A JP 2009065136 A JP2009065136 A JP 2009065136A JP 2008203669 A JP2008203669 A JP 2008203669A JP 2008203669 A JP2008203669 A JP 2008203669A JP 2009065136 A JP2009065136 A JP 2009065136A
Authority
JP
Japan
Prior art keywords
semiconductor substrate
ions
single crystal
crystal semiconductor
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2008203669A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009065136A5 (enExample
Inventor
Junichi Hizuka
純一 肥塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2008203669A priority Critical patent/JP2009065136A/ja
Publication of JP2009065136A publication Critical patent/JP2009065136A/ja
Publication of JP2009065136A5 publication Critical patent/JP2009065136A5/ja
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Thin Film Transistor (AREA)
JP2008203669A 2007-08-16 2008-08-07 半導体基板の作製方法 Withdrawn JP2009065136A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008203669A JP2009065136A (ja) 2007-08-16 2008-08-07 半導体基板の作製方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007212285 2007-08-16
JP2008203669A JP2009065136A (ja) 2007-08-16 2008-08-07 半導体基板の作製方法

Publications (2)

Publication Number Publication Date
JP2009065136A true JP2009065136A (ja) 2009-03-26
JP2009065136A5 JP2009065136A5 (enExample) 2011-08-25

Family

ID=40559404

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008203669A Withdrawn JP2009065136A (ja) 2007-08-16 2008-08-07 半導体基板の作製方法

Country Status (1)

Country Link
JP (1) JP2009065136A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011114563A (ja) * 2009-11-26 2011-06-09 Murata Mfg Co Ltd 圧電デバイスの製造方法
JP2013110323A (ja) * 2011-11-22 2013-06-06 Tokuyama Corp シリコン単結晶膜およびその製造方法
EP3033765A4 (en) * 2013-08-16 2017-08-16 Entegris, Inc. Silicon implantation in substrates and provision of silicon precursor compositions therefor

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10321548A (ja) * 1997-05-15 1998-12-04 Denso Corp 半導体基板の製造方法
JPH11233449A (ja) * 1998-02-13 1999-08-27 Denso Corp 半導体基板の製造方法
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
US6544862B1 (en) * 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
JP2004134675A (ja) * 2002-10-11 2004-04-30 Sharp Corp Soi基板、表示装置およびsoi基板の製造方法
JP2006261591A (ja) * 2005-03-18 2006-09-28 Fujitsu Ltd 絶縁ゲート型半導体装置の製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10321548A (ja) * 1997-05-15 1998-12-04 Denso Corp 半導体基板の製造方法
JPH11233449A (ja) * 1998-02-13 1999-08-27 Denso Corp 半導体基板の製造方法
JP2000077287A (ja) * 1998-08-26 2000-03-14 Nissin Electric Co Ltd 結晶薄膜基板の製造方法
US6544862B1 (en) * 2000-01-14 2003-04-08 Silicon Genesis Corporation Particle distribution method and resulting structure for a layer transfer process
JP2004134675A (ja) * 2002-10-11 2004-04-30 Sharp Corp Soi基板、表示装置およびsoi基板の製造方法
JP2006261591A (ja) * 2005-03-18 2006-09-28 Fujitsu Ltd 絶縁ゲート型半導体装置の製造方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011114563A (ja) * 2009-11-26 2011-06-09 Murata Mfg Co Ltd 圧電デバイスの製造方法
JP2013110323A (ja) * 2011-11-22 2013-06-06 Tokuyama Corp シリコン単結晶膜およびその製造方法
EP3033765A4 (en) * 2013-08-16 2017-08-16 Entegris, Inc. Silicon implantation in substrates and provision of silicon precursor compositions therefor
US11062906B2 (en) 2013-08-16 2021-07-13 Entegris, Inc. Silicon implantation in substrates and provision of silicon precursor compositions therefor

Similar Documents

Publication Publication Date Title
JP5394653B2 (ja) Soi基板の製造方法
CN102593153B (zh) 半导体衬底、半导体装置、以及其制造方法
JP5348939B2 (ja) 半導体装置の作製方法
JP5661990B2 (ja) Soi基板の製造方法
JP5500781B2 (ja) Soi基板の製造方法
JP5459899B2 (ja) 半導体装置の作製方法
KR101561855B1 (ko) Soi기판의 제작방법
JP5305712B2 (ja) 半導体基板の作製方法
JP5383098B2 (ja) 半導体装置の作製方法
KR101521832B1 (ko) Soi 기판의 제작 방법
CN101425454A (zh) Soi衬底的制造方法
JP2009065136A (ja) 半導体基板の作製方法
JP5346490B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Written amendment

Effective date: 20110708

Free format text: JAPANESE INTERMEDIATE CODE: A523

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110708

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130709

A977 Report on retrieval

Effective date: 20130711

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20130826

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130902