JP2009038259A5 - - Google Patents

Download PDF

Info

Publication number
JP2009038259A5
JP2009038259A5 JP2007202250A JP2007202250A JP2009038259A5 JP 2009038259 A5 JP2009038259 A5 JP 2009038259A5 JP 2007202250 A JP2007202250 A JP 2007202250A JP 2007202250 A JP2007202250 A JP 2007202250A JP 2009038259 A5 JP2009038259 A5 JP 2009038259A5
Authority
JP
Japan
Prior art keywords
semiconductor module
module according
sealing material
wiring layer
multilayer wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007202250A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009038259A (ja
JP5154162B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007202250A priority Critical patent/JP5154162B2/ja
Priority claimed from JP2007202250A external-priority patent/JP5154162B2/ja
Publication of JP2009038259A publication Critical patent/JP2009038259A/ja
Publication of JP2009038259A5 publication Critical patent/JP2009038259A5/ja
Application granted granted Critical
Publication of JP5154162B2 publication Critical patent/JP5154162B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007202250A 2007-08-02 2007-08-02 半導体モジュールの製造方法 Expired - Fee Related JP5154162B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007202250A JP5154162B2 (ja) 2007-08-02 2007-08-02 半導体モジュールの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007202250A JP5154162B2 (ja) 2007-08-02 2007-08-02 半導体モジュールの製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012265153A Division JP5541350B2 (ja) 2012-12-04 2012-12-04 半導体モジュール

Publications (3)

Publication Number Publication Date
JP2009038259A JP2009038259A (ja) 2009-02-19
JP2009038259A5 true JP2009038259A5 (https=) 2010-09-02
JP5154162B2 JP5154162B2 (ja) 2013-02-27

Family

ID=40439893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007202250A Expired - Fee Related JP5154162B2 (ja) 2007-08-02 2007-08-02 半導体モジュールの製造方法

Country Status (1)

Country Link
JP (1) JP5154162B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013069807A (ja) * 2011-09-21 2013-04-18 Shinko Electric Ind Co Ltd 半導体パッケージ及びその製造方法
CN112789723B (zh) * 2018-09-28 2024-08-02 株式会社村田制作所 电路模块和通信装置
CN116387278A (zh) * 2023-03-21 2023-07-04 珠海越亚半导体股份有限公司 嵌埋磁体框架、集成结构及制作方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4027788B2 (ja) * 2002-12-10 2007-12-26 新光電気工業株式会社 電子部品実装構造の製造方法

Similar Documents

Publication Publication Date Title
JP7393469B2 (ja) 複数の部品を複数回で埋め込みパッケージングした基板及びその製造方法
CN1322583C (zh) 半导体器件及其制造方法
TW483138B (en) Semiconductor device and method for fabricating same
TWI587472B (zh) 覆晶晶圓級封裝及其方法
TW200405496A (en) Semiconductor device and method of manufacturing the same
TWI660477B (zh) 半導體封裝及其製造方法
TW200849507A (en) CMOS image sensor chip scale package with die receiving through-hole and method of the same
TWI733049B (zh) 半導體封裝及其製造方法
JP2005033141A (ja) 半導体装置及びその製造方法、疑似ウェーハ及びその製造方法、並びに半導体装置の実装構造
TW200402857A (en) Semiconductor device and fabrication method thereof
KR20130014379A (ko) 반도체장치, 이 반도체장치를 수직으로 적층한 반도체 모듈 구조 및 그 제조방법
JP2004071998A (ja) 半導体装置およびその製造方法
JP4725638B2 (ja) 半導体装置の製造方法
TW200939428A (en) Multi-chip package structure and method of fabricating the same
CN105206592A (zh) 扇出型封装的结构和制作方法
TWM515202U (zh) 高密度電路薄膜
TW201128721A (en) Manufacturing method of semiconductor device
CN105206539A (zh) 扇出型封装制备方法
TW201913899A (zh) 積體電路封裝及其製作方法
TW201818516A (zh) 電子封裝件及其製法
CN215342506U (zh) 晶圆级asic 3d集成基板及封装器件
JP5803276B2 (ja) 半導体装置の製造方法
US9362256B2 (en) Bonding process for a chip bonding to a thin film substrate
US20220278069A1 (en) Structure and formation method of chip package with protective lid
JP2009038259A5 (https=)