JP2008205031A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2008205031A JP2008205031A JP2007036721A JP2007036721A JP2008205031A JP 2008205031 A JP2008205031 A JP 2008205031A JP 2007036721 A JP2007036721 A JP 2007036721A JP 2007036721 A JP2007036721 A JP 2007036721A JP 2008205031 A JP2008205031 A JP 2008205031A
- Authority
- JP
- Japan
- Prior art keywords
- region
- fluorine
- mosfet
- type
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 45
- 238000000034 method Methods 0.000 title claims description 78
- 239000004065 semiconductor Substances 0.000 title claims description 48
- 239000012535 impurity Substances 0.000 claims abstract description 85
- 229910052731 fluorine Inorganic materials 0.000 claims abstract description 73
- 239000011737 fluorine Substances 0.000 claims abstract description 73
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 37
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 238000010438 heat treatment Methods 0.000 claims abstract description 11
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims abstract 6
- 230000001965 increasing effect Effects 0.000 claims description 22
- 230000005669 field effect Effects 0.000 claims description 3
- 230000000694 effects Effects 0.000 abstract description 13
- 230000001939 inductive effect Effects 0.000 abstract description 7
- 230000006866 deterioration Effects 0.000 abstract 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 64
- 230000001133 acceleration Effects 0.000 description 22
- 238000002474 experimental method Methods 0.000 description 9
- 238000002955 isolation Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 238000000137 annealing Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- -1 fluorine ions Chemical class 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 150000002221 fluorine Chemical class 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000002463 transducing effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/105—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with vertical doping variation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- High Energy & Nuclear Physics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Ceramic Engineering (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Thin Film Transistor (AREA)
Abstract
【解決手段】SOI基板11のチャネル領域の導電型を決定するp型不純物、及びフッ素をそれぞれチャネル形成予定領域23に導入する。このとき、フッ素は、低加速電圧で、すなわちチャネル形成予定領域の上側表面から浅く導入する。そして、p型不純物とフッ素との導入後に、加熱処理を行う。
【選択図】図2
Description
第1の実施の形態では、n型SOI−MOSFETの形成工程中に、フッ素をチャネル形成予定領域に導入することによって、製造される半導体装置の、閾値電圧を上昇させる、半導体装置の製造方法について説明する。
13:Si支持基板
15:絶縁層(BOX層)
17:Si半導体層(SOI層)
19:素子領域
21:素子分離領域
22:ゲート絶縁膜
23:チャネル形成予定領域
24:p型不純物導入領域
25:ゲート電極
26:フッ素導入領域
27:ゲート電極部
29a及び29b:第1及び第2主電極領域
31:チャネル領域
33:LDD領域
35a、35b:高濃度n型不純物領域
37:サイドウォール
Claims (3)
- SOI基板のチャネル領域の導電型を決定するp型不純物を、チャネル形成予定領域に導入し、
フッ素を前記チャネル形成予定領域に導入し、及び
前記p型不純物及び前記フッ素の導入後の加熱処理によって、形成されるべき電界効果トランジスタの閾値電圧を高くする
ことを特徴とする半導体装置の製造方法。 - 請求項1に記載の半導体装置の製造方法において、
前記p型不純物を、部分空乏化が発生しない程度の濃度で導入する
ことを特徴とする半導体装置の製造方法。 - 請求項1に記載の半導体装置の製造方法において、
前記フッ素を、5E13cm−2〜5E14cm−2の濃度となるように導入する
ことを特徴とする半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007036721A JP4313822B2 (ja) | 2007-02-16 | 2007-02-16 | 半導体装置の製造方法 |
US12/003,287 US20080200017A1 (en) | 2007-02-16 | 2007-12-21 | Method of producing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007036721A JP4313822B2 (ja) | 2007-02-16 | 2007-02-16 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008205031A true JP2008205031A (ja) | 2008-09-04 |
JP4313822B2 JP4313822B2 (ja) | 2009-08-12 |
Family
ID=39707046
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007036721A Expired - Fee Related JP4313822B2 (ja) | 2007-02-16 | 2007-02-16 | 半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20080200017A1 (ja) |
JP (1) | JP4313822B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012028746A (ja) * | 2010-07-21 | 2012-02-09 | Internatl Business Mach Corp <Ibm> | トランジスタ・デバイス、集積回路デバイス、集積回路の設計方法および製造方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8552425B2 (en) * | 2010-06-18 | 2013-10-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
DE102014119544B4 (de) | 2014-12-23 | 2023-08-17 | Infineon Technologies Ag | Halbleitervorrichtung |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09293793A (ja) * | 1996-04-26 | 1997-11-11 | Mitsubishi Electric Corp | 薄膜トランジスタを有する半導体装置およびその製造方法 |
JP2000269492A (ja) * | 1999-03-16 | 2000-09-29 | Nec Corp | 半導体装置の製造方法 |
US7294563B2 (en) * | 2000-08-10 | 2007-11-13 | Applied Materials, Inc. | Semiconductor on insulator vertical transistor fabrication and doping process |
US6596570B2 (en) * | 2001-06-06 | 2003-07-22 | International Business Machines Corporation | SOI device with reduced junction capacitance |
-
2007
- 2007-02-16 JP JP2007036721A patent/JP4313822B2/ja not_active Expired - Fee Related
- 2007-12-21 US US12/003,287 patent/US20080200017A1/en not_active Abandoned
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012028746A (ja) * | 2010-07-21 | 2012-02-09 | Internatl Business Mach Corp <Ibm> | トランジスタ・デバイス、集積回路デバイス、集積回路の設計方法および製造方法 |
JP2014241421A (ja) * | 2010-07-21 | 2014-12-25 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | トランジスタ・デバイス、集積回路デバイス、集積回路の設計方法および製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20080200017A1 (en) | 2008-08-21 |
JP4313822B2 (ja) | 2009-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5307973B2 (ja) | 半導体装置 | |
JP4631833B2 (ja) | 半導体装置 | |
US7176527B2 (en) | Semiconductor device and method of fabricating same | |
US9660020B2 (en) | Integrated circuits with laterally diffused metal oxide semiconductor structures and methods for fabricating the same | |
JP2000260987A (ja) | 半導体装置とその製造方法 | |
US6509613B1 (en) | Self-aligned floating body control for SOI device through leakage enhanced buried oxide | |
JP5099981B2 (ja) | 半導体装置の製造方法およびmos電界効果トランジスタ | |
JP4313822B2 (ja) | 半導体装置の製造方法 | |
KR101026484B1 (ko) | 수직형 트랜지스터 및 그의 제조방법 | |
JP2007281006A (ja) | 半導体装置及びその製造方法 | |
JP5784652B2 (ja) | 半導体装置 | |
JP2009266868A (ja) | Mosfetおよびmosfetの製造方法 | |
KR101063567B1 (ko) | Mos 디바이스 및 그 제조방법 | |
JP2017162920A (ja) | 半導体装置及びその製造方法 | |
JP2010056216A (ja) | 半導体装置およびその製造方法 | |
JP5086700B2 (ja) | 半導体装置の製造方法 | |
JP4579358B2 (ja) | 電界効果トランジスタの製造方法 | |
JP2007123519A (ja) | 半導体装置の製造方法及び半導体装置 | |
JP3708370B2 (ja) | 半導体装置及びその製造方法 | |
JP4532857B2 (ja) | シャロートレンチ分離構造を有する半導体装置の製造方法 | |
JP4265890B2 (ja) | 絶縁ゲート型電界効果トランジスタの製造方法 | |
US7002208B2 (en) | Semiconductor device and manufacturing method of the same | |
KR100840787B1 (ko) | 반도체 장치 및 반도체 장치의 제조 방법 | |
JP2007165541A (ja) | 半導体装置の製造方法 | |
JP4265889B2 (ja) | 絶縁ゲート型電界効果トランジスタの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080811 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20081218 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090115 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090203 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20090226 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090403 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090428 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090515 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120522 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4313822 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120522 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130522 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140522 Year of fee payment: 5 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |