JP2007513516A - シリサイド成長ドーパント雪かき効果の使用による、デバイス中に階段接合の形成 - Google Patents

シリサイド成長ドーパント雪かき効果の使用による、デバイス中に階段接合の形成 Download PDF

Info

Publication number
JP2007513516A
JP2007513516A JP2006542571A JP2006542571A JP2007513516A JP 2007513516 A JP2007513516 A JP 2007513516A JP 2006542571 A JP2006542571 A JP 2006542571A JP 2006542571 A JP2006542571 A JP 2006542571A JP 2007513516 A JP2007513516 A JP 2007513516A
Authority
JP
Japan
Prior art keywords
layer
dopant
silicide
forming
silicide layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2006542571A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007513516A5 (https=
Inventor
ピー． マスザラ ウィトールド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=34633603&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JP2007513516(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2007513516A publication Critical patent/JP2007513516A/ja
Publication of JP2007513516A5 publication Critical patent/JP2007513516A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
    • H10P30/212—Through-implantation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0112—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors using conductive layers comprising silicides

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
JP2006542571A 2003-12-03 2004-10-26 シリサイド成長ドーパント雪かき効果の使用による、デバイス中に階段接合の形成 Pending JP2007513516A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/727,999 US7081655B2 (en) 2003-12-03 2003-12-03 Formation of abrupt junctions in devices by using silicide growth dopant snowplow effect
PCT/US2004/035408 WO2005062387A1 (en) 2003-12-03 2004-10-26 Formation of abrupt junctions in devices by using silicide growth dopant snowplow effect

Publications (2)

Publication Number Publication Date
JP2007513516A true JP2007513516A (ja) 2007-05-24
JP2007513516A5 JP2007513516A5 (https=) 2007-12-13

Family

ID=34633603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006542571A Pending JP2007513516A (ja) 2003-12-03 2004-10-26 シリサイド成長ドーパント雪かき効果の使用による、デバイス中に階段接合の形成

Country Status (8)

Country Link
US (2) US7081655B2 (https=)
JP (1) JP2007513516A (https=)
KR (1) KR101093125B1 (https=)
CN (1) CN1886838B (https=)
DE (1) DE112004002401B4 (https=)
GB (1) GB2425404B (https=)
TW (1) TWI370518B (https=)
WO (1) WO2005062387A1 (https=)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060228850A1 (en) * 2005-04-06 2006-10-12 Pang-Yen Tsai Pattern loading effect reduction for selective epitaxial growth
US7659172B2 (en) * 2005-11-18 2010-02-09 International Business Machines Corporation Structure and method for reducing miller capacitance in field effect transistors
WO2007072305A2 (en) * 2005-12-19 2007-06-28 Nxp B.V. Source and drain formation in silicon on insulator device
US7745847B2 (en) 2007-08-09 2010-06-29 United Microelectronics Corp. Metal oxide semiconductor transistor
US8273631B2 (en) * 2009-12-14 2012-09-25 United Microelectronics Corp. Method of fabricating n-channel metal-oxide semiconductor transistor
US8513765B2 (en) 2010-07-19 2013-08-20 International Business Machines Corporation Formation method and structure for a well-controlled metallic source/drain semiconductor device
US8846492B2 (en) * 2011-07-22 2014-09-30 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit having a stressor and method of forming the same
KR20160058499A (ko) * 2014-11-17 2016-05-25 삼성전자주식회사 반도체 소자, 및 그 반도체 소자의 제조방법과 제조장치
US10510869B2 (en) 2016-05-06 2019-12-17 Silicet, LLC Devices and methods for a power transistor having a Schottky or Schottky-like contact
US9947787B2 (en) 2016-05-06 2018-04-17 Silicet, LLC Devices and methods for a power transistor having a schottky or schottky-like contact
US11228174B1 (en) 2019-05-30 2022-01-18 Silicet, LLC Source and drain enabled conduction triggers and immunity tolerance for integrated circuits
US10892362B1 (en) 2019-11-06 2021-01-12 Silicet, LLC Devices for LDMOS and other MOS transistors with hybrid contact
EP4200911A4 (en) 2020-12-04 2025-01-08 Amplexia, LLC SELF-ALIGNED BODY LDMOS AND HYBRID SOURCE
CN120390443B (zh) * 2025-06-30 2025-09-09 合肥晶合集成电路股份有限公司 一种半导体器件及其制作方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04291929A (ja) * 1991-03-20 1992-10-16 Toshiba Corp 半導体装置の製造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4293587A (en) 1978-11-09 1981-10-06 Zilog, Inc. Low resistance backside preparation for semiconductor integrated circuit chips
US4274892A (en) 1978-12-14 1981-06-23 Trw Inc. Dopant diffusion method of making semiconductor products
DE2926874A1 (de) 1979-07-03 1981-01-22 Siemens Ag Verfahren zum herstellen von niederohmigen, diffundierten bereichen bei der silizium-gate-technologie
US4362597A (en) 1981-01-19 1982-12-07 Bell Telephone Laboratories, Incorporated Method of fabricating high-conductivity silicide-on-polysilicon structures for MOS devices
KR910006249B1 (ko) * 1983-04-01 1991-08-17 가부시기가이샤 히다찌세이사꾸쇼 반도체 장치
US4692348A (en) 1984-06-21 1987-09-08 International Business Machines Corporation Low temperature shallow doping technique
US4885617A (en) 1986-11-18 1989-12-05 Siemens Aktiengesellschaft Metal-oxide semiconductor (MOS) field effect transistor having extremely shallow source/drain zones and silicide terminal zones, and a process for producing the transistor circuit
US5352631A (en) * 1992-12-16 1994-10-04 Motorola, Inc. Method for forming a transistor having silicided regions
US5780341A (en) * 1996-12-06 1998-07-14 Halo Lsi Design & Device Technology, Inc. Low voltage EEPROM/NVRAM transistors and making method
US6136636A (en) 1998-03-25 2000-10-24 Texas Instruments - Acer Incorporated Method of manufacturing deep sub-micron CMOS transistors
US6326251B1 (en) 1999-01-12 2001-12-04 Advanced Micro Devices Method of making salicidation of source and drain regions with metal gate MOSFET
US6087235A (en) * 1999-10-14 2000-07-11 Advanced Micro Devices, Inc. Method for effective fabrication of a field effect transistor with elevated drain and source contact structures
US6451693B1 (en) * 2000-10-05 2002-09-17 Advanced Micro Device, Inc. Double silicide formation in polysicon gate without silicide in source/drain extensions
US6812527B2 (en) * 2002-09-05 2004-11-02 International Business Machines Corporation Method to control device threshold of SOI MOSFET's

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04291929A (ja) * 1991-03-20 1992-10-16 Toshiba Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
US20050121731A1 (en) 2005-06-09
KR20060115892A (ko) 2006-11-10
US7081655B2 (en) 2006-07-25
KR101093125B1 (ko) 2011-12-13
DE112004002401T5 (de) 2006-11-30
GB2425404B (en) 2007-05-16
TWI370518B (en) 2012-08-11
US7306998B2 (en) 2007-12-11
WO2005062387A1 (en) 2005-07-07
CN1886838B (zh) 2011-03-16
GB0612074D0 (en) 2006-07-26
US20060211245A1 (en) 2006-09-21
GB2425404A (en) 2006-10-25
DE112004002401B4 (de) 2009-02-26
CN1886838A (zh) 2006-12-27
TW200524082A (en) 2005-07-16

Similar Documents

Publication Publication Date Title
KR100440840B1 (ko) 반도체 장치의 제조 방법 및 반도체 장치
US7355255B2 (en) Nickel silicide including indium and a method of manufacture therefor
KR100508548B1 (ko) 쇼트키 장벽 트랜지스터 및 그 제조방법
CN101188250B (zh) 包括场效应晶体管的半导体器件及其形成方法
KR100843866B1 (ko) 폴리-ＳｉＧｅ과 폴리-Ｓｉ이 분리된 합금 게이트 스택을 포함하는 전계 효과 트랜지스터 및 이를 포함하는 반도체 디바이스
KR101093125B1 (ko) 실리사이드 성장 도펀트의 스노우플로우 효과를 이용한 디바이스 내의 계단 접합의 형성
US7968457B2 (en) Sandwiched metal structure silicidation for enhanced contact
TWI387010B (zh) 用於製造電晶體之方法
WO2000030169A1 (en) Field effect transistor structure with abrupt source/drain junctions
US8546259B2 (en) Nickel silicide formation for semiconductor components
KR100978647B1 (ko) 반도체 장치의 상이한 실리콘 함유 영역 상에 상이한실리사이드 부분을 형성하는 방법
JP5001295B2 (ja) 半導体デバイス用の自己整合ショットキー接合の形成方法
US8603915B2 (en) Multi-stage silicidation process
EP1759420B1 (en) Semiconductor on insulator semiconductor device and method of manufacture
KR100563095B1 (ko) 반도체 소자의 실리사이드 형성방법
CN101331598A (zh) 绝缘体上硅中的源极和漏极的形成
US7601634B2 (en) Process for producing a contact pad on a region of an integrated circuit, in particular on the electrodes of a transistor
TW200303587A (en) Method of forming different silicide portions on different silicon-containing regions in a semiconductor device
JP5010589B2 (ja) 半導体デバイス製造方法及びその方法により製造した半導体デバイスを備えた半導体集積回路チップ
KR100800907B1 (ko) 실리사이드막을 갖는 모스 트랜지스터 및 그 제조 방법
KR102826502B1 (ko) n-형 금속 산화물 반도체 트랜지스터 및 그 제조 방법
US6933579B1 (en) Semiconductor solid phase epitaxy damage control method and integrated circuit produced thereby
CN101675526A (zh) 形成具有多种类型肖特基结的晶体管的方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071025

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071025

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20100421

RD05 Notification of revocation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7425

Effective date: 20100902

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110722

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110803

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111102

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111110

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111201

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111208

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111226

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120202

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120229

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120629

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20120803

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20120928