JP2007504592A5 - - Google Patents

Download PDF

Info

Publication number
JP2007504592A5
JP2007504592A5 JP2006525321A JP2006525321A JP2007504592A5 JP 2007504592 A5 JP2007504592 A5 JP 2007504592A5 JP 2006525321 A JP2006525321 A JP 2006525321A JP 2006525321 A JP2006525321 A JP 2006525321A JP 2007504592 A5 JP2007504592 A5 JP 2007504592A5
Authority
JP
Japan
Prior art keywords
transistor
write line
memory cells
current
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006525321A
Other languages
English (en)
Japanese (ja)
Other versions
JP4554611B2 (ja
JP2007504592A (ja
Filing date
Publication date
Priority claimed from US10/656,676 external-priority patent/US6842365B1/en
Application filed filed Critical
Publication of JP2007504592A publication Critical patent/JP2007504592A/ja
Publication of JP2007504592A5 publication Critical patent/JP2007504592A5/ja
Application granted granted Critical
Publication of JP4554611B2 publication Critical patent/JP4554611B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2006525321A 2003-09-05 2004-07-15 磁気抵抗型メモリ用書き込みドライバ Expired - Lifetime JP4554611B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/656,676 US6842365B1 (en) 2003-09-05 2003-09-05 Write driver for a magnetoresistive memory
PCT/US2004/022510 WO2005027135A1 (en) 2003-09-05 2004-07-15 Write driver for a magnetoresistive memory

Publications (3)

Publication Number Publication Date
JP2007504592A JP2007504592A (ja) 2007-03-01
JP2007504592A5 true JP2007504592A5 (enExample) 2007-09-13
JP4554611B2 JP4554611B2 (ja) 2010-09-29

Family

ID=33553000

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006525321A Expired - Lifetime JP4554611B2 (ja) 2003-09-05 2004-07-15 磁気抵抗型メモリ用書き込みドライバ

Country Status (7)

Country Link
US (1) US6842365B1 (enExample)
EP (1) EP1665277A4 (enExample)
JP (1) JP4554611B2 (enExample)
KR (2) KR101113096B1 (enExample)
CN (1) CN100492527C (enExample)
TW (1) TWI348161B (enExample)
WO (1) WO2005027135A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6956764B2 (en) * 2003-08-25 2005-10-18 Freescale Semiconductor, Inc. Method of writing to a multi-state magnetic random access memory cell
US7280388B2 (en) * 2005-12-07 2007-10-09 Nahas Joseph J MRAM with a write driver and method therefor
US7206223B1 (en) 2005-12-07 2007-04-17 Freescale Semiconductor, Inc. MRAM memory with residual write field reset
US7746686B2 (en) 2006-04-21 2010-06-29 Honeywell International Inc. Partitioned random access and read only memory
JP2010186559A (ja) * 2010-06-04 2010-08-26 Renesas Electronics Corp 薄膜磁性体記憶装置
KR102661099B1 (ko) 2018-11-08 2024-04-29 삼성전자주식회사 전송 소자를 포함하는 불휘발성 메모리 장치
CN111951848B (zh) * 2020-08-18 2023-09-01 上海交通大学 一种嵌入式动态随机存储器增益单元及其操作方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4544878A (en) * 1983-10-04 1985-10-01 At&T Bell Laboratories Switched current mirror
US6693882B1 (en) 1999-01-26 2004-02-17 International Business Machines Corporation Frequency correction burst detection
US6343032B1 (en) * 1999-07-07 2002-01-29 Iowa State University Research Foundation, Inc. Non-volatile spin dependent tunnel junction circuit
US6188615B1 (en) * 1999-10-29 2001-02-13 Hewlett-Packard Company MRAM device including digital sense amplifiers
JP3800925B2 (ja) * 2000-05-15 2006-07-26 日本電気株式会社 磁気ランダムアクセスメモリ回路
JP4726290B2 (ja) * 2000-10-17 2011-07-20 ルネサスエレクトロニクス株式会社 半導体集積回路
JP2002216468A (ja) * 2000-11-08 2002-08-02 Canon Inc 半導体記憶装置
JP3920565B2 (ja) * 2000-12-26 2007-05-30 株式会社東芝 磁気ランダムアクセスメモリ
JP4712204B2 (ja) * 2001-03-05 2011-06-29 ルネサスエレクトロニクス株式会社 記憶装置
US6574137B2 (en) * 2001-08-30 2003-06-03 Micron Technology, Inc. Single ended row select for a MRAM device
US6545906B1 (en) 2001-10-16 2003-04-08 Motorola, Inc. Method of writing to scalable magnetoresistance random access memory element
US6531723B1 (en) 2001-10-16 2003-03-11 Motorola, Inc. Magnetoresistance random access memory for improved scalability
JP2003151260A (ja) * 2001-11-13 2003-05-23 Mitsubishi Electric Corp 薄膜磁性体記憶装置
EP1321944B1 (en) * 2001-12-21 2008-07-30 Kabushiki Kaisha Toshiba Magnetic random access memory
US6693824B2 (en) * 2002-06-28 2004-02-17 Motorola, Inc. Circuit and method of writing a toggle memory
US7221582B2 (en) * 2003-08-27 2007-05-22 Hewlett-Packard Development Company, L.P. Method and system for controlling write current in magnetic memory

Similar Documents

Publication Publication Date Title
US7855923B2 (en) Write current compensation using word line boosting circuitry
US10438640B2 (en) Apparatus for low power write and read operations for resistive memory
US10297320B2 (en) Resistance change memory cell circuits and methods
TWI409939B (zh) 半導體積體電路
US7684225B2 (en) Sequential and video access for non-volatile memory arrays
CN105304125B (zh) 用于检测写入完成的装置、系统和方法
TWI225254B (en) Improved magnetic RAM and array architecture using a two transistor, one MTJ cell
JP2007115320A5 (enExample)
US9053782B2 (en) Memory cell with volatile and non-volatile storage
TW200710863A (en) Antifuse circuit
US9899079B2 (en) Memory devices
JP2009259379A5 (enExample)
TW200520203A (en) Nano-contacted magnetic memory device
JP2006500725A5 (enExample)
JP4620676B2 (ja) 抵抗性メモリの交流センシング
JP2007504592A5 (enExample)
TW200415648A (en) Magnetic random access memory circuit
US8848427B1 (en) Semiconductor intergrated circuit and operating method thereof
CN100492527C (zh) 用于磁电阻存储器的写入驱动器
TWI537947B (zh) 磁阻記憶體裝置
KR920008030B1 (ko) 스태틱형 ram
JP6288643B2 (ja) 不揮発性ラッチ回路
US12424262B2 (en) Voltage supply structure for memory cell capable of securing area margin, semiconductor apparatus including the same, and operating method of the semiconductor apparatus
JP2006179181A5 (enExample)
JP2013125568A (ja) 抵抗変化型メモリ読み出し回路