JP2007088712A - ノイズフィルタ回路 - Google Patents
ノイズフィルタ回路 Download PDFInfo
- Publication number
- JP2007088712A JP2007088712A JP2005273752A JP2005273752A JP2007088712A JP 2007088712 A JP2007088712 A JP 2007088712A JP 2005273752 A JP2005273752 A JP 2005273752A JP 2005273752 A JP2005273752 A JP 2005273752A JP 2007088712 A JP2007088712 A JP 2007088712A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- noise
- delay
- input
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005273752A JP2007088712A (ja) | 2005-09-21 | 2005-09-21 | ノイズフィルタ回路 |
| US11/521,674 US7659752B2 (en) | 2005-09-21 | 2006-09-14 | Noise filter circuit |
| CN200610139837XA CN1937406B (zh) | 2005-09-21 | 2006-09-21 | 噪音滤波器电路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005273752A JP2007088712A (ja) | 2005-09-21 | 2005-09-21 | ノイズフィルタ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007088712A true JP2007088712A (ja) | 2007-04-05 |
| JP2007088712A5 JP2007088712A5 (enExample) | 2008-07-03 |
Family
ID=37884848
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005273752A Pending JP2007088712A (ja) | 2005-09-21 | 2005-09-21 | ノイズフィルタ回路 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7659752B2 (enExample) |
| JP (1) | JP2007088712A (enExample) |
| CN (1) | CN1937406B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012029067A (ja) * | 2010-07-23 | 2012-02-09 | Seiko Epson Corp | ノイズ除去装置 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7706113B1 (en) * | 2007-01-29 | 2010-04-27 | Integrated Device Technology, Inc. | Electrical overstress (EOS) and electrostatic discharge (ESD) protection circuit and method of use |
| US20090191821A1 (en) * | 2008-01-25 | 2009-07-30 | Spyridon Charalabos Kavadias | Method and system for transmit path filter and mixer co-design |
| JP5501320B2 (ja) * | 2011-09-30 | 2014-05-21 | 京セラドキュメントソリューションズ株式会社 | 電子回路 |
| KR20150127765A (ko) * | 2012-02-09 | 2015-11-18 | 에스케이이노베이션 주식회사 | 고전압 배터리 시스템 |
| US9541929B2 (en) * | 2012-11-08 | 2017-01-10 | Richtek Technology Corporation | Mixed mode compensation circuit |
| CN106936411B (zh) * | 2015-12-30 | 2021-07-27 | 格科微电子(上海)有限公司 | 抗噪声干扰的数字触发器 |
| CN105897226B (zh) * | 2016-04-05 | 2018-07-06 | 科络克电子科技(上海)有限公司 | 快速高效的信号噪声滤波处理系统及方法 |
| TWI638521B (zh) * | 2017-09-19 | 2018-10-11 | 新唐科技股份有限公司 | 時脈濾波器及時脈濾波方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01268220A (ja) * | 1988-04-19 | 1989-10-25 | Seiko Epson Corp | パルス発生回路 |
| JPH06112782A (ja) * | 1992-09-30 | 1994-04-22 | Nec Ic Microcomput Syst Ltd | 半導体集積回路 |
| JPH06132791A (ja) * | 1992-10-20 | 1994-05-13 | Fujitsu General Ltd | ノイズ除去回路 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61128832U (enExample) * | 1985-01-30 | 1986-08-12 | ||
| JPS61208919A (ja) * | 1985-03-13 | 1986-09-17 | Toshiba Corp | 集積回路内蔵型低域通過フイルタ |
| US4875130A (en) * | 1988-07-06 | 1989-10-17 | National Semiconductor Corporation | ESD low resistance input structure |
| US5198710A (en) * | 1991-05-30 | 1993-03-30 | Texas Instruments Incorporated | Bi-directional digital noise glitch filter |
| JPH09223952A (ja) * | 1996-02-15 | 1997-08-26 | Mitsubishi Electric Corp | 可変遅延回路とこれを用いたリング発振器及びパルス幅可変回路 |
| JP2001141792A (ja) * | 1999-10-01 | 2001-05-25 | Schlumberger Technol Inc | 源同期信号出力を有する電子デバイスを試験する方法および装置 |
| FR2813460B1 (fr) * | 2000-08-24 | 2003-01-24 | St Microelectronics Sa | Circuit de filtrage de signaux logiques parasites |
| JP2003223241A (ja) * | 2002-01-31 | 2003-08-08 | Mitsubishi Electric Corp | リセットコントロール装置 |
-
2005
- 2005-09-21 JP JP2005273752A patent/JP2007088712A/ja active Pending
-
2006
- 2006-09-14 US US11/521,674 patent/US7659752B2/en not_active Expired - Fee Related
- 2006-09-21 CN CN200610139837XA patent/CN1937406B/zh not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01268220A (ja) * | 1988-04-19 | 1989-10-25 | Seiko Epson Corp | パルス発生回路 |
| JPH06112782A (ja) * | 1992-09-30 | 1994-04-22 | Nec Ic Microcomput Syst Ltd | 半導体集積回路 |
| JPH06132791A (ja) * | 1992-10-20 | 1994-05-13 | Fujitsu General Ltd | ノイズ除去回路 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012029067A (ja) * | 2010-07-23 | 2012-02-09 | Seiko Epson Corp | ノイズ除去装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US7659752B2 (en) | 2010-02-09 |
| CN1937406A (zh) | 2007-03-28 |
| US20070066266A1 (en) | 2007-03-22 |
| CN1937406B (zh) | 2010-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7839191B2 (en) | DLL circuit | |
| US9018990B2 (en) | Duty cycle tuning circuit and method thereof | |
| JP2007088712A (ja) | ノイズフィルタ回路 | |
| US8248134B2 (en) | Digital suppression of spikes on an I2C bus | |
| US7411429B2 (en) | System and method for clock switching | |
| TWI237946B (en) | Clock output circuit free of glitch and method thereof | |
| KR20080101495A (ko) | 클럭 스위칭 회로 | |
| KR100431330B1 (ko) | 외부 클럭에 관련된 중간 위상의 내부 클럭 신호를발생하기 위한 회로와 그 방법 | |
| US20090201060A1 (en) | Clock synchronizing circuit | |
| KR20110134197A (ko) | 전압제어지연라인, 상기 전압제어지연라인을 구비하는 지연고정루프회로 및 다중위상클럭생성기 | |
| JP3620440B2 (ja) | 半導体集積回路とそのクロック分配方法 | |
| JP2005294947A (ja) | 出力バッファ回路および半導体集積回路 | |
| JP2014219786A (ja) | 信号同期化回路 | |
| JP2014090381A (ja) | デューティ補正回路 | |
| US7427886B2 (en) | Clock generating method and circuit thereof | |
| EP1435689A1 (en) | Method and circuitry for reducing the skew between two signals | |
| KR20010057336A (ko) | 입력 신호 스큐 보상회로 | |
| JPH03256408A (ja) | アナログスイッチ回路 | |
| JP4753800B2 (ja) | Cdr回路 | |
| CN110289837B (zh) | 用于消除dll使用ldu单元带来毛刺的系统及方法 | |
| JP6059956B2 (ja) | 多相クロック生成回路及びこれを含むdll回路 | |
| JP2004357201A (ja) | パルス信号の波形整形回路 | |
| KR101699237B1 (ko) | 별개의 클럭 동기 시스템 2개를 하나로 병합 가능하게 하는 클럭 중개 회로 및 그 중개 회로를 구비한 회로 | |
| JP2776642B2 (ja) | チャタリング除去回路 | |
| KR20050074758A (ko) | 클럭 신호용 스큐 제거 회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080520 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080520 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20091105 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20091113 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101105 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101207 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110202 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110510 |