JP2007042769A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2007042769A JP2007042769A JP2005223804A JP2005223804A JP2007042769A JP 2007042769 A JP2007042769 A JP 2007042769A JP 2005223804 A JP2005223804 A JP 2005223804A JP 2005223804 A JP2005223804 A JP 2005223804A JP 2007042769 A JP2007042769 A JP 2007042769A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- conductive pad
- electrode
- wiring
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
Abstract
【解決手段】 半導体装置は、電極14と、導電パッド16とを有する半導体基板10と、半導体基板10の上方に形成された樹脂突起20と、電極14と電気的に接続されてなり、電極14の上方に形成された第1の部分31と、導電パッド16の上方に形成された第2の部分32と、第1の部分31と第2の部分32との間に、樹脂突起20の上方に形成された第3の部分33とを有する配線30と、を含む。
【選択図】 図1
Description
前記半導体基板の上方に形成された樹脂突起と、
前記電極と電気的に接続された配線であって、前記電極の上方に形成された第1の部分と、前記導電パッドの上方に形成された第2の部分と、前記第1の部分と前記第2の部分の間に、前記樹脂突起の上方に形成された第3の部分と、を有する前記配線と、
を含む。本発明によると、信頼性の高い電気特性検査を行うことが可能な半導体装置を提供することができる。
(2)この半導体装置において、
前記半導体基板には集積回路が形成されてなり、
前記電極は、前記半導体基板の内部で前記集積回路に電気的に接続されてなり、
前記導電パッドは、前記半導体基板の内部で前記集積回路に電気的に接続されていなくてもよい。
(3)この半導体装置において、
前記電極と前記導電パッドとは、前記半導体基板の内部で電気的に接続されていてもよい。
(4)この半導体装置において、
前記電極と前記導電パッドとは、1つの導電部材によって形成されていてもよい。
(5)この半導体装置において、
前記樹脂突起は、少なくとも前記電極と前記導電パッドの間に形成されていてもよい。
Claims (5)
- 電極と、導電パッドとを有する半導体基板と、
前記半導体基板の上方に形成された樹脂突起と、
前記電極と電気的に接続された配線であって、前記電極の上方に形成された第1の部分と、前記導電パッドの上方に形成された第2の部分と、前記第1の部分と前記第2の部分の間に、前記樹脂突起の上方に形成された第3の部分と、を有する前記配線と、
を含む半導体装置。 - 請求項1記載の半導体装置において、
前記半導体基板には集積回路が形成されてなり、
前記電極は、前記半導体基板の内部で前記集積回路に電気的に接続されてなり、
前記導電パッドは、前記半導体基板の内部で前記集積回路に電気的に接続されていない半導体装置。 - 請求項1記載の半導体装置において、
前記電極と前記導電パッドとは、前記半導体基板の内部で電気的に接続されてなる半導体装置。 - 請求項3記載の半導体装置において、
前記電極と前記導電パッドとは、1つの導電部材によって形成されてなる半導体装置。 - 請求項1から請求項4のいずれかに記載の半導体装置において、
前記樹脂突起は、少なくとも前記電極と前記導電パッドの間に形成されてなる半導体装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005223804A JP4328970B2 (ja) | 2005-08-02 | 2005-08-02 | 半導体装置 |
US11/461,634 US7642627B2 (en) | 2005-08-02 | 2006-08-01 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005223804A JP4328970B2 (ja) | 2005-08-02 | 2005-08-02 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007042769A true JP2007042769A (ja) | 2007-02-15 |
JP4328970B2 JP4328970B2 (ja) | 2009-09-09 |
Family
ID=37716925
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005223804A Expired - Fee Related JP4328970B2 (ja) | 2005-08-02 | 2005-08-02 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US7642627B2 (ja) |
JP (1) | JP4328970B2 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007042867A (ja) * | 2005-08-03 | 2007-02-15 | Seiko Epson Corp | 半導体装置 |
JP2008205293A (ja) * | 2007-02-21 | 2008-09-04 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2009049190A (ja) * | 2007-08-20 | 2009-03-05 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2009049224A (ja) * | 2007-08-21 | 2009-03-05 | Seiko Epson Corp | 半導体装置、電子モジュール及び電子機器 |
WO2011148591A1 (ja) * | 2010-05-25 | 2011-12-01 | パナソニック株式会社 | 表示装置 |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4920330B2 (ja) * | 2006-07-18 | 2012-04-18 | ソニー株式会社 | 実装構造体の実装方法、発光ダイオードディスプレイの実装方法、発光ダイオードバックライトの実装方法および電子機器の実装方法 |
US8174110B2 (en) * | 2007-09-04 | 2012-05-08 | Epson Imaging Devices Corporation | Semiconductor device having at least two terminals among the plurality of terminals electrically connected to each other while not being adjacent to one other and not being connected to internal circuit |
TWI381464B (zh) * | 2008-08-29 | 2013-01-01 | Hannstar Display Corp | The bump structure and its making method |
JP5057113B2 (ja) * | 2009-11-17 | 2012-10-24 | セイコーエプソン株式会社 | 半導体装置および電子部品並びにそれらの製造方法 |
US10016233B2 (en) | 2010-12-06 | 2018-07-10 | Biosense Webster (Israel) Ltd. | Treatment of atrial fibrillation using high-frequency pacing and ablation of renal nerves |
US9439722B2 (en) | 2012-05-09 | 2016-09-13 | Biosense Webster (Israel) Ltd. | Ablation targeting nerves in or near the inferior vena cava and/or abdominal aorta for treatment of hypertension |
GB2524327A (en) * | 2014-03-21 | 2015-09-23 | Nokia Technologies Oy | Flexible electronics apparatus and associated methods |
EP2991460B1 (en) | 2014-08-29 | 2018-11-21 | Nokia Technologies OY | An apparatus and associated methods for deformable electronics |
EP3009822B1 (en) | 2014-10-16 | 2017-06-21 | Nokia Technologies OY | A deformable apparatus and method |
EP3010315A1 (en) | 2014-10-16 | 2016-04-20 | Nokia Technologies OY | A deformable apparatus and method |
JP6180605B2 (ja) * | 2015-11-20 | 2017-08-16 | 花王株式会社 | パンツ型使い捨ておむつ |
KR20180041296A (ko) * | 2016-10-13 | 2018-04-24 | 삼성디스플레이 주식회사 | 표시 패널 |
WO2018095875A1 (en) | 2016-11-22 | 2018-05-31 | Koninklijke Philips N.V. | Dynamic dimension switch for 3d content based on viewport resizing |
KR101897653B1 (ko) * | 2017-03-06 | 2018-09-12 | 엘비세미콘 주식회사 | 컴플라이언트 범프의 제조방법 |
US11410875B2 (en) * | 2018-12-19 | 2022-08-09 | Texas Instruments Incorporated | Fan-out electronic device |
US11316086B2 (en) | 2020-07-10 | 2022-04-26 | X Display Company Technology Limited | Printed structures with electrical contact having reflowable polymer core |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02272737A (ja) | 1989-04-14 | 1990-11-07 | Citizen Watch Co Ltd | 半導体の突起電極構造及び突起電極形成方法 |
US5342207A (en) * | 1992-12-14 | 1994-08-30 | Hughes Aircraft Company | Electrical interconnection method and apparatus utilizing raised connecting means |
US5547740A (en) * | 1995-03-23 | 1996-08-20 | Delco Electronics Corporation | Solderable contacts for flip chip integrated circuit devices |
US5874782A (en) * | 1995-08-24 | 1999-02-23 | International Business Machines Corporation | Wafer with elevated contact structures |
JPH10321631A (ja) * | 1997-05-19 | 1998-12-04 | Oki Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JPH1167776A (ja) | 1997-08-21 | 1999-03-09 | Citizen Watch Co Ltd | 突起電極およびその製造方法 |
US6441487B2 (en) * | 1997-10-20 | 2002-08-27 | Flip Chip Technologies, L.L.C. | Chip scale package using large ductile solder balls |
JP2000091368A (ja) | 1998-09-11 | 2000-03-31 | Sony Corp | 半導体素子の製造方法および半導体素子 |
JP3663070B2 (ja) | 1999-02-12 | 2005-06-22 | 三菱電機株式会社 | 熱型赤外線固体撮像装置及びその製造方法 |
JP3405456B2 (ja) * | 2000-09-11 | 2003-05-12 | 沖電気工業株式会社 | 半導体装置,半導体装置の製造方法,スタック型半導体装置及びスタック型半導体装置の製造方法 |
-
2005
- 2005-08-02 JP JP2005223804A patent/JP4328970B2/ja not_active Expired - Fee Related
-
2006
- 2006-08-01 US US11/461,634 patent/US7642627B2/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007042867A (ja) * | 2005-08-03 | 2007-02-15 | Seiko Epson Corp | 半導体装置 |
JP2008205293A (ja) * | 2007-02-21 | 2008-09-04 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP4636283B2 (ja) * | 2007-02-21 | 2011-02-23 | セイコーエプソン株式会社 | 半導体装置及びその製造方法 |
JP2009049190A (ja) * | 2007-08-20 | 2009-03-05 | Seiko Epson Corp | 半導体装置及びその製造方法 |
JP2009049224A (ja) * | 2007-08-21 | 2009-03-05 | Seiko Epson Corp | 半導体装置、電子モジュール及び電子機器 |
WO2011148591A1 (ja) * | 2010-05-25 | 2011-12-01 | パナソニック株式会社 | 表示装置 |
Also Published As
Publication number | Publication date |
---|---|
US20070029671A1 (en) | 2007-02-08 |
US7642627B2 (en) | 2010-01-05 |
JP4328970B2 (ja) | 2009-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4328970B2 (ja) | 半導体装置 | |
JP4235835B2 (ja) | 半導体装置 | |
KR20070038907A (ko) | 반도체장치 및 그 제조방법 | |
JP4284544B2 (ja) | 半導体装置及びその製造方法 | |
JP4269173B2 (ja) | 半導体装置及びその製造方法 | |
JP4061506B2 (ja) | 半導体装置の製造方法 | |
JP4968424B2 (ja) | 半導体装置 | |
US7670859B2 (en) | Semiconductor device and method for manufacturing the same | |
JP4293563B2 (ja) | 半導体装置及び半導体パッケージ | |
JP4224717B2 (ja) | 半導体装置 | |
JP4145902B2 (ja) | 半導体装置及びその製造方法 | |
JP2007081039A (ja) | 半導体装置 | |
JP4296434B2 (ja) | 半導体装置 | |
JP2007019409A (ja) | 電子モジュール | |
JP4654790B2 (ja) | 半導体装置及びその製造方法 | |
JP4273347B2 (ja) | 半導体装置 | |
JP2007115958A (ja) | 半導体装置 | |
US7858438B2 (en) | Semiconductor device, chip package and method of fabricating the same | |
JP2007019410A (ja) | 半導体装置、及び、電子モジュールの製造方法 | |
JP2004281896A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
KR100816348B1 (ko) | 반도체 장치 | |
JP2007012811A (ja) | 半導体装置の製造方法 | |
JP2006351922A (ja) | 半導体装置の製造方法 | |
JP2010171191A (ja) | 半導体装置、半導体モジュール及びその製造方法 | |
JP2006295044A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20080626 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20081029 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081105 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090520 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090602 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120626 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130626 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130626 Year of fee payment: 4 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |