JP2007028611A - プログラマブルロジックデバイスにおける低電力ルーティング回路網用の装置および方法 - Google Patents
プログラマブルロジックデバイスにおける低電力ルーティング回路網用の装置および方法 Download PDFInfo
- Publication number
- JP2007028611A JP2007028611A JP2006188647A JP2006188647A JP2007028611A JP 2007028611 A JP2007028611 A JP 2007028611A JP 2006188647 A JP2006188647 A JP 2006188647A JP 2006188647 A JP2006188647 A JP 2006188647A JP 2007028611 A JP2007028611 A JP 2007028611A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transistor
- signal
- output signal
- drive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/1778—Structural details for adapting physical parameters
- H03K19/17784—Structural details for adapting physical parameters for supply voltage
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US69822505P | 2005-07-11 | 2005-07-11 | |
| US11/244,572 US20070008004A1 (en) | 2005-07-11 | 2005-10-06 | Apparatus and methods for low-power routing circuitry in programmable logic devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007028611A true JP2007028611A (ja) | 2007-02-01 |
| JP2007028611A5 JP2007028611A5 (enExample) | 2009-08-20 |
Family
ID=37305010
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006188647A Pending JP2007028611A (ja) | 2005-07-11 | 2006-07-07 | プログラマブルロジックデバイスにおける低電力ルーティング回路網用の装置および方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20070008004A1 (enExample) |
| EP (1) | EP1744459A3 (enExample) |
| JP (1) | JP2007028611A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7855574B2 (en) * | 2006-10-10 | 2010-12-21 | Altera Corporation | Programmable multiple supply regions with switched pass gate level converters |
| US8847633B1 (en) * | 2013-03-08 | 2014-09-30 | Intel Corporation | Low voltage swing repeater |
| US9761285B1 (en) * | 2016-02-26 | 2017-09-12 | Globalfoundries Inc. | Sense amplifier and latching scheme |
| CN108347241B (zh) * | 2018-01-31 | 2021-09-07 | 京微齐力(北京)科技有限公司 | 一种低功耗多路选择器的结构 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10126250A (ja) * | 1996-08-08 | 1998-05-15 | Hewlett Packard Co <Hp> | バス機構 |
| JP2003152526A (ja) * | 2001-10-09 | 2003-05-23 | Samsung Electronics Co Ltd | レベルコンバーター及びレベルコンバーティング方法並びに信号コンバーティング装置及び信号コンバーティング方法 |
| JP2005519385A (ja) * | 2002-03-01 | 2005-06-30 | ザイリンクス インコーポレイテッド | フィールドプログラマブルゲートアレイにおけるマルチギガビットトランシーバ用低ジッタクロック |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0334719A (ja) * | 1989-06-30 | 1991-02-14 | Toshiba Micro Electron Kk | 半導体集積回路 |
| US5187392A (en) * | 1991-07-31 | 1993-02-16 | Intel Corporation | Programmable logic device with limited signal swing |
| US5585744A (en) * | 1995-10-13 | 1996-12-17 | Cirrus Logic, Inc. | Circuits systems and methods for reducing power loss during transfer of data across a conductive line |
| US5708383A (en) * | 1996-04-26 | 1998-01-13 | Nat Semiconductor Corp | Integrated circuit frequency controlled modulator for use in a phase lock loop |
| US5896300A (en) * | 1996-08-30 | 1999-04-20 | Avant| Corporation | Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits by filtering timing error bounds for layout critical nets |
| US5793592A (en) * | 1997-05-13 | 1998-08-11 | International Business Machines Corporation | Dynamic dielectric protection circuit for a receiver |
| US6181166B1 (en) * | 1998-06-19 | 2001-01-30 | Intel Corporation | Tristate driver for integrated circuit interconnects |
| US6314546B1 (en) * | 1999-03-08 | 2001-11-06 | Silicon Graphics, Inc. | Interconnect capacitive effects estimation |
| US6492844B2 (en) * | 2000-02-02 | 2002-12-10 | Broadcom Corporation | Single-ended sense amplifier with sample-and-hold reference |
| US6414899B2 (en) * | 2000-02-02 | 2002-07-02 | Broadcom Corporation | Limited swing driver circuit |
| US6535025B2 (en) * | 2000-02-02 | 2003-03-18 | Broadcom Corp. | Sense amplifier with offset cancellation and charge-share limited swing drivers |
| US6411557B2 (en) * | 2000-02-02 | 2002-06-25 | Broadcom Corporation | Memory architecture with single-port cell and dual-port (read and write) functionality |
| US6417697B2 (en) * | 2000-02-02 | 2002-07-09 | Broadcom Corporation | Circuit technique for high speed low power data transfer bus |
| US6965299B1 (en) * | 2000-04-19 | 2005-11-15 | Lsi Logic Corporation | High-speed, low-power crossbar switch |
| US6426656B1 (en) * | 2000-04-19 | 2002-07-30 | Velio Communications, Inc. | High speed, low-power inter-chip transmission system |
| JP2002064150A (ja) * | 2000-06-05 | 2002-02-28 | Mitsubishi Electric Corp | 半導体装置 |
| JP4313537B2 (ja) * | 2001-02-02 | 2009-08-12 | 富士通株式会社 | 低振幅電荷再利用型低電力cmos回路装置、加算器回路及び加算器モジュール |
| US6794914B2 (en) * | 2002-05-24 | 2004-09-21 | Qualcomm Incorporated | Non-volatile multi-threshold CMOS latch with leakage control |
| US6859084B2 (en) * | 2002-08-19 | 2005-02-22 | Elixent Ltd. | Low-power voltage modulation circuit for pass devices |
| US7552040B2 (en) * | 2003-02-13 | 2009-06-23 | International Business Machines Corporation | Method and system for modeling logical circuit blocks including transistor gate capacitance loading effects |
| US6838924B1 (en) * | 2003-04-25 | 2005-01-04 | Xilinx, Inc. | Dual stage level shifter for low voltage operation |
| US7196546B2 (en) * | 2003-12-30 | 2007-03-27 | Intel Corporation | Low-swing bus driver and receiver |
| US7326972B2 (en) * | 2004-06-30 | 2008-02-05 | Intel Corporation | Interconnect structure in integrated circuits |
| US7570100B2 (en) * | 2004-08-16 | 2009-08-04 | Texas Instruments Incorporated | Potential and rate adjust header switch circuitry reducing transient current |
-
2005
- 2005-10-06 US US11/244,572 patent/US20070008004A1/en not_active Abandoned
-
2006
- 2006-07-07 JP JP2006188647A patent/JP2007028611A/ja active Pending
- 2006-07-10 EP EP06014238A patent/EP1744459A3/en not_active Withdrawn
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10126250A (ja) * | 1996-08-08 | 1998-05-15 | Hewlett Packard Co <Hp> | バス機構 |
| JP2003152526A (ja) * | 2001-10-09 | 2003-05-23 | Samsung Electronics Co Ltd | レベルコンバーター及びレベルコンバーティング方法並びに信号コンバーティング装置及び信号コンバーティング方法 |
| JP2005519385A (ja) * | 2002-03-01 | 2005-06-30 | ザイリンクス インコーポレイテッド | フィールドプログラマブルゲートアレイにおけるマルチギガビットトランシーバ用低ジッタクロック |
Also Published As
| Publication number | Publication date |
|---|---|
| US20070008004A1 (en) | 2007-01-11 |
| EP1744459A2 (en) | 2007-01-17 |
| EP1744459A3 (en) | 2009-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9531350B2 (en) | Level shifters for IO interfaces | |
| JP5430507B2 (ja) | 電圧レベルシフタ | |
| CN101174828B (zh) | 具有开关选通门电路电平变换器的可编程多电源区 | |
| CN102955758A (zh) | 用于提高现场可编程门阵列的性能的装置和关联方法 | |
| EP1102402A1 (en) | Level adjustment circuit and data output circuit thereof | |
| JP2007505556A (ja) | レベル・シフター | |
| JP2005354207A (ja) | レベルシフタ、レベル変換回路及び半導体集積回路 | |
| JP2011530215A (ja) | 高信号レベル対応入出力回路 | |
| CN110663182A (zh) | 具有支持广电压供应范围的并联电压阈值架构的电路 | |
| CN110679088A (zh) | 用于宽的低电压供应范围的电平移位器 | |
| CN1957531B (zh) | 先断后通预驱动器 | |
| US8922247B2 (en) | Power controlling integrated circuit and retention switching circuit | |
| JP4494390B2 (ja) | チップ及びシステム | |
| JP2007028611A (ja) | プログラマブルロジックデバイスにおける低電力ルーティング回路網用の装置および方法 | |
| TWI733630B (zh) | 輸出入模組 | |
| TWI543536B (zh) | 採用來自輸出電力域之電力關閉信號的低電力、單軌位準移位器以及轉換電力域之間之資料信號的方法 | |
| US9984734B2 (en) | Programmable integrated circuits with in-operation reconfiguration capability | |
| US7355447B2 (en) | Level shifter circuit | |
| CN110663185A (zh) | 三态输出缓冲器的栅极控制电路 | |
| JP2005260587A (ja) | 半導体集積回路装置の入出力回路 | |
| US7321236B2 (en) | Apparatus and methods for programmable logic devices with improved performance characteristics | |
| JP2006203898A (ja) | 信号ルーティングに低電圧スイングを使用したプログラマブルロジックデバイスにおける電力削減方法 | |
| Varma et al. | Sub Threshold Level Shifters and Level Shifter with LEC for LSI’s | |
| CN1912860A (zh) | 可编程逻辑器件中的低功率路由装置和方法 | |
| JP2006067004A (ja) | 出力回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090702 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090702 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100625 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111024 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111102 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120201 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120206 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120301 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120306 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120330 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120404 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20121003 |