JP2006278886A - 半導体集積回路の配線方法 - Google Patents

半導体集積回路の配線方法 Download PDF

Info

Publication number
JP2006278886A
JP2006278886A JP2005098277A JP2005098277A JP2006278886A JP 2006278886 A JP2006278886 A JP 2006278886A JP 2005098277 A JP2005098277 A JP 2005098277A JP 2005098277 A JP2005098277 A JP 2005098277A JP 2006278886 A JP2006278886 A JP 2006278886A
Authority
JP
Japan
Prior art keywords
wiring
clock
net
clock net
wired
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005098277A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006278886A5 (https=
Inventor
Taku Honda
卓 本田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kawasaki Microelectronics Inc
Original Assignee
Kawasaki Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Microelectronics Inc filed Critical Kawasaki Microelectronics Inc
Priority to JP2005098277A priority Critical patent/JP2006278886A/ja
Publication of JP2006278886A publication Critical patent/JP2006278886A/ja
Publication of JP2006278886A5 publication Critical patent/JP2006278886A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2005098277A 2005-03-30 2005-03-30 半導体集積回路の配線方法 Pending JP2006278886A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005098277A JP2006278886A (ja) 2005-03-30 2005-03-30 半導体集積回路の配線方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005098277A JP2006278886A (ja) 2005-03-30 2005-03-30 半導体集積回路の配線方法

Publications (2)

Publication Number Publication Date
JP2006278886A true JP2006278886A (ja) 2006-10-12
JP2006278886A5 JP2006278886A5 (https=) 2008-04-10

Family

ID=37213294

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005098277A Pending JP2006278886A (ja) 2005-03-30 2005-03-30 半導体集積回路の配線方法

Country Status (1)

Country Link
JP (1) JP2006278886A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008186230A (ja) * 2007-01-30 2008-08-14 Fujitsu Ltd 集積回路設計装置、集積回路設計方法及び集積回路設計プログラム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08316419A (ja) * 1995-05-22 1996-11-29 Fujitsu Ltd 半導体集積回路及び半導体集積回路の自動配線方法
JPH09213888A (ja) * 1996-01-30 1997-08-15 Nec Corp 半導体集積回路チップ
JP2001267427A (ja) * 2000-03-16 2001-09-28 Kawasaki Steel Corp 配置配線方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08316419A (ja) * 1995-05-22 1996-11-29 Fujitsu Ltd 半導体集積回路及び半導体集積回路の自動配線方法
JPH09213888A (ja) * 1996-01-30 1997-08-15 Nec Corp 半導体集積回路チップ
JP2001267427A (ja) * 2000-03-16 2001-09-28 Kawasaki Steel Corp 配置配線方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008186230A (ja) * 2007-01-30 2008-08-14 Fujitsu Ltd 集積回路設計装置、集積回路設計方法及び集積回路設計プログラム

Similar Documents

Publication Publication Date Title
US9740815B2 (en) Electromigration-aware integrated circuit design methods and systems
JP2004172373A (ja) クロストーク修正方法
US20150100938A1 (en) Spine routing with multiple main spines
JP6044240B2 (ja) 半導体装置及び半導体装置の設計方法
JP2002222865A (ja) 電子回路装置及びその設計方法
US7360194B2 (en) Layout design apparatus, layout design method, and computer product
US8099701B2 (en) Efficient chip routing method and apparatus for integrated circuit blocks with multiple connections
JP2006251933A (ja) クロストークエラー制御装置、クロストークエラー制御方法およびクロストークエラー制御プログラム
US8813018B1 (en) Method and apparatus for automatically configuring memory size
US7073142B2 (en) Wiring diagram verifying method, program, and apparatus
JP2006278886A (ja) 半導体集積回路の配線方法
JP2010087244A (ja) 半導体集積回路、半導体集積回路のレイアウト方法、及び半導体集積回路のレイアウトプログラム
JP2009065053A (ja) 半導体集積回路およびその設計方法
US7962877B2 (en) Port assignment in hierarchical designs by abstracting macro logic
US20080209368A1 (en) Layout design method, layout design apparatus, and computer product
US20080209379A1 (en) Method of designing semiconductor integrated circuit, design device, and CAD program
JP2008250583A (ja) レイアウト設計装置及びレイアウト方法
JP4717944B2 (ja) 半導体集積回路の設計方法およびその設計装置
TWI815222B (zh) 半導體結構及提供單元陣列的方法
JP2001223273A (ja) 半導体集積回路の配線パターン作成方法及びその装置、記録媒体、半導体集積回路装置
JPH06349947A (ja) 半導体集積回路装置のマスクパターン設計方法および設計装置
JP2006278404A (ja) 電源分離レイアウト設計方法
JP2007123423A (ja) セルを記録した記録媒体、半導体集積回路、並びに半導体集積回路の設計方法及び設計装置及び設計プログラム
JP2006114799A (ja) 半導体集積回路、半導体集積回路の設計方法及び設計装置、並びに半導体集積回路の設計プログラム
JP2000322462A (ja) 自動レイアウト装置および半導体集積回路設計方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080222

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080222

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100930

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101130

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110419