JP2006210575A - 半導体素子用パッケージ - Google Patents
半導体素子用パッケージ Download PDFInfo
- Publication number
- JP2006210575A JP2006210575A JP2005019472A JP2005019472A JP2006210575A JP 2006210575 A JP2006210575 A JP 2006210575A JP 2005019472 A JP2005019472 A JP 2005019472A JP 2005019472 A JP2005019472 A JP 2005019472A JP 2006210575 A JP2006210575 A JP 2006210575A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- wiring board
- resin
- package
- lid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3737—Organic materials with or without a thermoconductive filler
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3736—Metallic materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
【解決手段】本発明の半導体素子用パッケージは、樹脂製配線基板2と、樹脂製配線基板2上にはんだバンプ5を介してフリップチップ接続される半導体素子1と、この半導体素子1を覆うようにして樹脂製配線基板2表面に取り付けられ且つその一部を前記半導体素子1の上面と接着してなる高熱伝導性蓋体と、樹脂製配線基板2裏面に設けられ、半導体素子1と電気的に接続された接続端子(はんだボール7)とを具備する半導体素子用パッケージであって、前記高熱伝導性蓋体における前記半導体素子との接着面の略中央部に、接着面積の50%以上の面積の凹部が設けられ、該凹部に高熱伝導性樹脂が充填されたことを特徴とするものである。
【選択図】図1
Description
具体的構造としては、半導体素子1の大きさが17mm角で厚さ0.7mm、配線基板2の大きさが45mm角で厚さ0.7mm、リッド3の大きさが45mm角で厚さ0.5mm、スティフナ4の大きさが外形40mm角、開口部31mm角、厚さ0.7mmである。そして、リッド3の半導体素子1との接触面中央部に、表1に示すような凹部開口径(正方形状の一辺の長さ)、深さ0.2mmの凹部31を設けた。そして、この凹部31に、ポリフェニレンサルファイド樹脂にアルミナフィラーを50vol%混入させた高熱伝導性樹脂を充填した。
2:樹脂製配線基板
3:リッド
31:凹部
311:高熱伝導性樹脂
32:内層
321:貫通孔
33外層
4:スティフナ
5:はんだバンプ
6:アンダーフィル(充填樹脂)
7:はんだボール
Claims (5)
- 樹脂製配線基板と、該樹脂製配線基板上にはんだバンプを介してフリップチップ接続される半導体素子と、該半導体素子を覆うようにして前記樹脂製配線基板表面に取り付けられ且つその一部を前記半導体素子の上面と接着してなる高熱伝導性蓋体と、前記樹脂製配線基板裏面に設けられ、前記半導体素子と電気的に接続された接続端子とを具備する半導体素子用パッケージであって、
前記高熱伝導性蓋体における前記半導体素子との接着面の略中央部に、接着面積の50%以上の面積の凹部が設けられ、該凹部に高熱伝導性樹脂が充填されたことを特徴とする半導体素子用パッケージ。 - 凹部が50〜300μmの深さを有することを特徴とする請求項1記載の半導体素子用パッケージ。
- 高熱伝導性蓋体が、天面に設けられたリッドと、該リッドの周縁部にスカート状に接合されたスティフナとを含み、前記リッドが前記半導体素子に接する内層と前記半導体素子に接しない外層からなり、前記凹部が前記内層に形成された貫通孔からなることを特徴とする請求項1または2記載の半導体素子用パッケージ。
- 高熱伝導性樹脂がポリフェニレンサルファイドを主成分とすることを特徴とする請求項1〜3のいずれか記載の半導体素子用パッケージ。
- 高熱伝導性蓋体がCu、Al、Al−SiC複合材料、Cu−W合金、Cu−Cr合金、Fe−Ni−Co合金のうちの一種からなる請求項1〜4のいずれかに記載の半導体素子用パッケージ。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005019472A JP4646642B2 (ja) | 2005-01-27 | 2005-01-27 | 半導体素子用パッケージ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005019472A JP4646642B2 (ja) | 2005-01-27 | 2005-01-27 | 半導体素子用パッケージ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006210575A true JP2006210575A (ja) | 2006-08-10 |
JP4646642B2 JP4646642B2 (ja) | 2011-03-09 |
Family
ID=36967088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005019472A Expired - Fee Related JP4646642B2 (ja) | 2005-01-27 | 2005-01-27 | 半導体素子用パッケージ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4646642B2 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008214692A (ja) * | 2007-03-02 | 2008-09-18 | Furukawa Electric Co Ltd:The | 半導体収容金属容器用銅合金線材 |
JP2011086700A (ja) * | 2009-10-14 | 2011-04-28 | Shinko Electric Ind Co Ltd | 放熱用部品 |
CN111373525A (zh) * | 2017-12-14 | 2020-07-03 | 株式会社自动网络技术研究所 | 电路结构体及电接线盒 |
EP3703115A4 (en) * | 2017-10-27 | 2020-10-28 | Nissan Motor Co., Ltd. | SEMICONDUCTOR COMPONENT |
CN118263207A (zh) * | 2024-05-28 | 2024-06-28 | 甬矽电子(宁波)股份有限公司 | 倒装芯片球栅阵列的散热器结构及其制作方法 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220386503A1 (en) * | 2021-05-26 | 2022-12-01 | Prime World International Holdings Ltd. | Optical transceiver with housing pressing thermal interface material by uneven surface |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001210769A (ja) * | 2000-01-28 | 2001-08-03 | Hitachi Ltd | 半導体装置 |
JP2003347354A (ja) * | 2002-05-28 | 2003-12-05 | Fujitsu Ltd | 半導体装置の製造方法及び半導体装置及び半導体装置ユニット |
JP2004356218A (ja) * | 2003-05-27 | 2004-12-16 | Kyocera Corp | 半導体素子収納用パッケージおよび半導体装置 |
JP2005019709A (ja) * | 2003-06-26 | 2005-01-20 | Chichibu Fuji Co Ltd | 半導体レーザユニット |
-
2005
- 2005-01-27 JP JP2005019472A patent/JP4646642B2/ja not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001210769A (ja) * | 2000-01-28 | 2001-08-03 | Hitachi Ltd | 半導体装置 |
JP2003347354A (ja) * | 2002-05-28 | 2003-12-05 | Fujitsu Ltd | 半導体装置の製造方法及び半導体装置及び半導体装置ユニット |
JP2004356218A (ja) * | 2003-05-27 | 2004-12-16 | Kyocera Corp | 半導体素子収納用パッケージおよび半導体装置 |
JP2005019709A (ja) * | 2003-06-26 | 2005-01-20 | Chichibu Fuji Co Ltd | 半導体レーザユニット |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008214692A (ja) * | 2007-03-02 | 2008-09-18 | Furukawa Electric Co Ltd:The | 半導体収容金属容器用銅合金線材 |
JP2011086700A (ja) * | 2009-10-14 | 2011-04-28 | Shinko Electric Ind Co Ltd | 放熱用部品 |
EP3703115A4 (en) * | 2017-10-27 | 2020-10-28 | Nissan Motor Co., Ltd. | SEMICONDUCTOR COMPONENT |
CN111373525A (zh) * | 2017-12-14 | 2020-07-03 | 株式会社自动网络技术研究所 | 电路结构体及电接线盒 |
CN111373525B (zh) * | 2017-12-14 | 2023-07-18 | 株式会社自动网络技术研究所 | 电路结构体及电接线盒 |
CN118263207A (zh) * | 2024-05-28 | 2024-06-28 | 甬矽电子(宁波)股份有限公司 | 倒装芯片球栅阵列的散热器结构及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
JP4646642B2 (ja) | 2011-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11329006B2 (en) | Semiconductor device package with warpage control structure | |
JP6421050B2 (ja) | 半導体装置 | |
JP4828164B2 (ja) | インタポーザおよび半導体装置 | |
US6262489B1 (en) | Flip chip with backside electrical contact and assembly and method therefor | |
US11482461B2 (en) | Semiconductor package and method for making the same | |
JP2003068931A (ja) | 半導体パッケージ及びその製造方法 | |
KR20080014004A (ko) | 인터포저 및 반도체 장치 | |
JP4646642B2 (ja) | 半導体素子用パッケージ | |
JP2004253738A (ja) | パッケージ基板及びフリップチップ型半導体装置 | |
JP4494249B2 (ja) | 半導体装置 | |
JP2010074072A (ja) | 半導体装置および半導体装置の製造方法 | |
JP4577980B2 (ja) | 実装基板 | |
JP3631638B2 (ja) | 半導体素子用パッケージの実装構造 | |
JP2001338999A (ja) | 半導体素子収納用パッケージ | |
US20060278975A1 (en) | Ball grid array package with thermally-enhanced heat spreader | |
WO2007141851A1 (ja) | 半導体パッケージ及び電子装置 | |
TW417265B (en) | Low-cost surface-mount compatible land-grid array (lga) chips cale package (csp) for packaging solder-bumped flip chips | |
JP3660817B2 (ja) | 電子回路モジュール | |
JP4398223B2 (ja) | 半導体装置 | |
JP2007042848A (ja) | 配線基板、電気素子装置並びに複合基板 | |
JP2002076193A (ja) | 半導体素子収納用パッケージおよびパッケージ実装基板 | |
EP4138120A1 (en) | Lidded semiconductor package | |
JP2001244390A (ja) | 半導体素子用パッケージおよびその実装構造 | |
JP2001102492A (ja) | 配線基板およびその実装構造 | |
JP6030419B2 (ja) | 配線基板および電子装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20071019 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080205 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100824 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101019 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101109 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101207 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131217 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4646642 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |