JP2006114732A - 半導体装置及びその製造方法、並びに半導体モジュール - Google Patents
半導体装置及びその製造方法、並びに半導体モジュール Download PDFInfo
- Publication number
- JP2006114732A JP2006114732A JP2004301225A JP2004301225A JP2006114732A JP 2006114732 A JP2006114732 A JP 2006114732A JP 2004301225 A JP2004301225 A JP 2004301225A JP 2004301225 A JP2004301225 A JP 2004301225A JP 2006114732 A JP2006114732 A JP 2006114732A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- semiconductor substrate
- conductor layer
- substrate
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1423—Monolithic Microwave Integrated Circuit [MMIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Bipolar Transistors (AREA)
- Bipolar Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004301225A JP2006114732A (ja) | 2004-10-15 | 2004-10-15 | 半導体装置及びその製造方法、並びに半導体モジュール |
| US11/247,234 US7547929B2 (en) | 2004-10-15 | 2005-10-12 | Semiconductor HBT MMIC device and semiconductor module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004301225A JP2006114732A (ja) | 2004-10-15 | 2004-10-15 | 半導体装置及びその製造方法、並びに半導体モジュール |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006114732A true JP2006114732A (ja) | 2006-04-27 |
| JP2006114732A5 JP2006114732A5 (enExample) | 2007-02-01 |
Family
ID=36179815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004301225A Pending JP2006114732A (ja) | 2004-10-15 | 2004-10-15 | 半導体装置及びその製造方法、並びに半導体モジュール |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7547929B2 (enExample) |
| JP (1) | JP2006114732A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012038951A (ja) * | 2010-08-09 | 2012-02-23 | Mitsubishi Electric Corp | 半導体装置、半導体回路基板および半導体回路基板の製造方法 |
| JP2013516058A (ja) * | 2009-12-23 | 2013-05-09 | ユナイティッド モノリスィック セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング | 電子デバイスの製造方法および該方法により製造された電子デバイス |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102007003182B4 (de) * | 2007-01-22 | 2019-11-28 | Snaptrack Inc. | Elektrisches Bauelement |
| US8860092B1 (en) * | 2008-09-22 | 2014-10-14 | Hrl Laboratories, Llc | Metallic sub-collector for HBT and BJT transistors |
| US10515872B1 (en) | 2008-09-22 | 2019-12-24 | Hrl Laboratories, Llc | Metallic sub-collector for HBT and BJT transistors |
| JP4833307B2 (ja) * | 2009-02-24 | 2011-12-07 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体モジュール、端子板、端子板の製造方法および半導体モジュールの製造方法 |
| JP2014187354A (ja) * | 2013-02-21 | 2014-10-02 | Ricoh Co Ltd | デバイス、及びデバイスの作製方法 |
| JP2021197473A (ja) * | 2020-06-16 | 2021-12-27 | 株式会社村田製作所 | 半導体装置 |
| CN114334918A (zh) * | 2021-12-28 | 2022-04-12 | 厦门市三安集成电路有限公司 | 混合单片微波集成电路及其制作方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0421203A (ja) * | 1990-05-16 | 1992-01-24 | Nec Corp | モノリシックマイクロ波ミリ波アレイアンテナモジュール |
| JP2000277530A (ja) * | 1999-03-25 | 2000-10-06 | Hitachi Ltd | 半導体装置及びその製造方法 |
| JP2004088062A (ja) * | 2002-05-20 | 2004-03-18 | Sumitomo Electric Ind Ltd | ドライエッチング方法、ドライエッチング装置及び半導体装置の製造方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4505799A (en) * | 1983-12-08 | 1985-03-19 | General Signal Corporation | ISFET sensor and method of manufacture |
| JPH06204449A (ja) | 1992-12-28 | 1994-07-22 | Fujitsu Ltd | 光検知装置およびその製造方法 |
| US5426072A (en) * | 1993-01-21 | 1995-06-20 | Hughes Aircraft Company | Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate |
| US5841197A (en) * | 1994-11-18 | 1998-11-24 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
| US5696466A (en) * | 1995-12-08 | 1997-12-09 | The Whitaker Corporation | Heterolithic microwave integrated impedance matching circuitry and method of manufacture |
| JP3347145B2 (ja) * | 1996-09-26 | 2002-11-20 | サムソン・エレクトロニクス・カンパニー・リミテッド | マイクロ波ハイブリッド集積回路 |
| JP4328887B2 (ja) | 1999-07-05 | 2009-09-09 | 竹中エンジニアリング株式会社 | 移動物体検出装置 |
| US6856004B2 (en) * | 2001-07-10 | 2005-02-15 | Anadigics, Inc. | Compact layout for a semiconductor device |
| JP4216634B2 (ja) * | 2003-04-23 | 2009-01-28 | 株式会社日立製作所 | 半導体装置 |
| US7230318B2 (en) * | 2003-12-24 | 2007-06-12 | Agency For Science, Technology And Research | RF and MMIC stackable micro-modules |
-
2004
- 2004-10-15 JP JP2004301225A patent/JP2006114732A/ja active Pending
-
2005
- 2005-10-12 US US11/247,234 patent/US7547929B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0421203A (ja) * | 1990-05-16 | 1992-01-24 | Nec Corp | モノリシックマイクロ波ミリ波アレイアンテナモジュール |
| JP2000277530A (ja) * | 1999-03-25 | 2000-10-06 | Hitachi Ltd | 半導体装置及びその製造方法 |
| JP2004088062A (ja) * | 2002-05-20 | 2004-03-18 | Sumitomo Electric Ind Ltd | ドライエッチング方法、ドライエッチング装置及び半導体装置の製造方法 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013516058A (ja) * | 2009-12-23 | 2013-05-09 | ユナイティッド モノリスィック セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツング | 電子デバイスの製造方法および該方法により製造された電子デバイス |
| JP2012038951A (ja) * | 2010-08-09 | 2012-02-23 | Mitsubishi Electric Corp | 半導体装置、半導体回路基板および半導体回路基板の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20060081879A1 (en) | 2006-04-20 |
| US7547929B2 (en) | 2009-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4216634B2 (ja) | 半導体装置 | |
| JPH08279562A (ja) | 半導体装置、及びその製造方法 | |
| JP7616964B2 (ja) | フリップ・チップ・トポロジーを有するトランジスタおよび該トランジスタを有する電力増幅器 | |
| US11302609B2 (en) | Radio frequency power dies having flip-chip architectures and power amplifier modules containing the same | |
| JP6593369B2 (ja) | 半導体チップが実装されたモジュール、及び半導体チップ実装方法 | |
| CN112310074A (zh) | 半导体装置以及高频模块 | |
| JP3084541B2 (ja) | 縦型構造トランジスタ | |
| CN100431166C (zh) | 具有高度结构可靠性和低寄生电容的半导体器件 | |
| US8471377B2 (en) | Semiconductor device and semiconductor circuit substrate | |
| JP2006114732A (ja) | 半導体装置及びその製造方法、並びに半導体モジュール | |
| US6127716A (en) | Heterojunction bipolar transistor and manufacturing method thereof | |
| JP4303903B2 (ja) | 半導体装置及びその製造方法 | |
| JP3913402B2 (ja) | 高周波回路装置 | |
| US5683919A (en) | Transistor and circuit incorporating same | |
| US9911836B2 (en) | Vertical ballast technology for power HBT device | |
| CN116705844A (zh) | 半导体结构及其形成方法 | |
| JP3264517B2 (ja) | 縦型構造へテロ接合バイポーラトランジスタ | |
| Weimann et al. | Transferred substrate InP DHBT processes for mmwave applications | |
| US12262556B2 (en) | Power amplifier | |
| JP3674881B2 (ja) | 半導体装置 | |
| JP7480854B2 (ja) | ヘテロ接合バイポーラトランジスタおよびその製造方法 | |
| JP3229185B2 (ja) | 半導体チップ、その製造方法、半導体素子、および半導体装置 | |
| JP3268064B2 (ja) | 半導体装置 | |
| JPH10144801A (ja) | 半導体装置 | |
| WO2024116219A1 (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061213 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061213 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20061213 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080909 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100510 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101124 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110124 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110405 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110817 |