JP2006024943A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006024943A5 JP2006024943A5 JP2005199284A JP2005199284A JP2006024943A5 JP 2006024943 A5 JP2006024943 A5 JP 2006024943A5 JP 2005199284 A JP2005199284 A JP 2005199284A JP 2005199284 A JP2005199284 A JP 2005199284A JP 2006024943 A5 JP2006024943 A5 JP 2006024943A5
- Authority
- JP
- Japan
- Prior art keywords
- atomic percent
- iridium
- metals
- region
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims 14
- 229910052802 copper Inorganic materials 0.000 claims 14
- 239000010949 copper Substances 0.000 claims 14
- GKOZUEZYRPOHIO-UHFFFAOYSA-N iridium atom Chemical compound [Ir] GKOZUEZYRPOHIO-UHFFFAOYSA-N 0.000 claims 13
- 239000004020 conductor Substances 0.000 claims 12
- 229910052741 iridium Inorganic materials 0.000 claims 12
- 150000002739 metals Chemical class 0.000 claims 12
- 229910052751 metal Inorganic materials 0.000 claims 11
- 239000002184 metal Substances 0.000 claims 11
- 238000000034 method Methods 0.000 claims 8
- 238000000137 annealing Methods 0.000 claims 6
- 239000000463 material Substances 0.000 claims 5
- 238000013508 migration Methods 0.000 claims 5
- 230000005012 migration Effects 0.000 claims 5
- 229910052762 osmium Inorganic materials 0.000 claims 3
- SYQBFIAQOQZEGI-UHFFFAOYSA-N osmium atom Chemical compound [Os] SYQBFIAQOQZEGI-UHFFFAOYSA-N 0.000 claims 3
- 229910052702 rhenium Inorganic materials 0.000 claims 3
- WUAPFZMCVAUBPE-UHFFFAOYSA-N rhenium atom Chemical compound [Re] WUAPFZMCVAUBPE-UHFFFAOYSA-N 0.000 claims 3
- 239000003989 dielectric material Substances 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 claims 1
- 238000005498 polishing Methods 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/887,087 US7119018B2 (en) | 2004-07-09 | 2004-07-09 | Copper conductor |
| US10/887,087 | 2004-07-09 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006024943A JP2006024943A (ja) | 2006-01-26 |
| JP2006024943A5 true JP2006024943A5 (enExample) | 2008-08-14 |
| JP4965091B2 JP4965091B2 (ja) | 2012-07-04 |
Family
ID=35540173
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005199284A Expired - Fee Related JP4965091B2 (ja) | 2004-07-09 | 2005-07-07 | 導電性材料、半導体構造及び導電性材料を製造する方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US7119018B2 (enExample) |
| JP (1) | JP4965091B2 (enExample) |
| CN (1) | CN100375280C (enExample) |
| TW (1) | TWI373095B (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7341947B2 (en) * | 2002-03-29 | 2008-03-11 | Micron Technology, Inc. | Methods of forming metal-containing films over surfaces of semiconductor substrates |
| US6653236B2 (en) * | 2002-03-29 | 2003-11-25 | Micron Technology, Inc. | Methods of forming metal-containing films over surfaces of semiconductor substrates; and semiconductor constructions |
| US20060163731A1 (en) * | 2005-01-21 | 2006-07-27 | Keishi Inoue | Dual damascene interconnections employing a copper alloy at the copper/barrier interface |
| US7666787B2 (en) * | 2006-02-21 | 2010-02-23 | International Business Machines Corporation | Grain growth promotion layer for semiconductor interconnect structures |
| US7528066B2 (en) * | 2006-03-01 | 2009-05-05 | International Business Machines Corporation | Structure and method for metal integration |
| US20070269586A1 (en) * | 2006-05-17 | 2007-11-22 | 3M Innovative Properties Company | Method of making light emitting device with silicon-containing composition |
| US7566653B2 (en) * | 2007-07-31 | 2009-07-28 | International Business Machines Corporation | Interconnect structure with grain growth promotion layer and method for forming the same |
| US8168532B2 (en) | 2007-11-14 | 2012-05-01 | Fujitsu Limited | Method of manufacturing a multilayer interconnection structure in a semiconductor device |
| KR100924865B1 (ko) * | 2007-12-27 | 2009-11-02 | 주식회사 동부하이텍 | 반도체 소자의 금속배선 형성방법 |
| US7651943B2 (en) * | 2008-02-18 | 2010-01-26 | Taiwan Semicondcutor Manufacturing Company, Ltd. | Forming diffusion barriers by annealing copper alloy layers |
| EP2345069B1 (en) * | 2008-10-27 | 2016-02-17 | Nxp B.V. | Method of manufacturing a biocompatible electrode |
| JP2011009439A (ja) * | 2009-06-25 | 2011-01-13 | Renesas Electronics Corp | 半導体装置の製造方法および半導体装置 |
| US8336204B2 (en) | 2009-07-27 | 2012-12-25 | International Business Machines Corporation | Formation of alloy liner by reaction of diffusion barrier and seed layer for interconnect application |
| US8409960B2 (en) | 2011-04-08 | 2013-04-02 | Micron Technology, Inc. | Methods of patterning platinum-containing material |
| US9418937B2 (en) | 2011-12-09 | 2016-08-16 | Infineon Technologies Ag | Integrated circuit and method of forming an integrated circuit |
| US8736055B2 (en) | 2012-03-01 | 2014-05-27 | Lam Research Corporation | Methods and layers for metallization |
| CN102891104B (zh) * | 2012-09-17 | 2015-07-29 | 上海华力微电子有限公司 | 一种提高Cu CMP效率的方法 |
| US8673779B1 (en) * | 2013-02-27 | 2014-03-18 | Lam Research Corporation | Interconnect with self-formed barrier |
| KR102731586B1 (ko) * | 2019-10-21 | 2024-11-15 | 어플라이드 머티어리얼스, 인코포레이티드 | 층들을 증착하는 방법 |
| CN113363152A (zh) * | 2020-03-06 | 2021-09-07 | 长鑫存储技术有限公司 | 半导体结构及其制作方法 |
| TWI796607B (zh) * | 2020-10-22 | 2023-03-21 | 龍華科技大學 | 銅銠鍍層的製備方法 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3512225B2 (ja) | 1994-02-28 | 2004-03-29 | 株式会社日立製作所 | 多層配線基板の製造方法 |
| US5904665A (en) * | 1995-03-07 | 1999-05-18 | Vance Products Inc. | Automated prolonged slow release intrauterine insemination using self retaining intrauterine insemination catheter |
| US6161012A (en) * | 1996-03-29 | 2000-12-12 | British Telecommunications Public Limited Company | Short code dialling |
| JP3409831B2 (ja) * | 1997-02-14 | 2003-05-26 | 日本電信電話株式会社 | 半導体装置の配線構造の製造方法 |
| US5801100A (en) | 1997-03-07 | 1998-09-01 | Industrial Technology Research Institute | Electroless copper plating method for forming integrated circuit structures |
| US5969422A (en) | 1997-05-15 | 1999-10-19 | Advanced Micro Devices, Inc. | Plated copper interconnect structure |
| US5893752A (en) | 1997-12-22 | 1999-04-13 | Motorola, Inc. | Process for forming a semiconductor device |
| US5904565A (en) | 1997-07-17 | 1999-05-18 | Sharp Microelectronics Technology, Inc. | Low resistance contact between integrated circuit metal levels and method for same |
| JPH11288936A (ja) * | 1998-04-01 | 1999-10-19 | Ricoh Co Ltd | 半導体装置の製造方法 |
| US5968333A (en) | 1998-04-07 | 1999-10-19 | Advanced Micro Devices, Inc. | Method of electroplating a copper or copper alloy interconnect |
| US6181012B1 (en) | 1998-04-27 | 2001-01-30 | International Business Machines Corporation | Copper interconnection structure incorporating a metal seed layer |
| US6461675B2 (en) * | 1998-07-10 | 2002-10-08 | Cvc Products, Inc. | Method for forming a copper film on a substrate |
| US6294836B1 (en) * | 1998-12-22 | 2001-09-25 | Cvc Products Inc. | Semiconductor chip interconnect barrier material and fabrication method |
| JP4221100B2 (ja) * | 1999-01-13 | 2009-02-12 | エルピーダメモリ株式会社 | 半導体装置 |
| JP2002075995A (ja) * | 2000-08-24 | 2002-03-15 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| US6599666B2 (en) * | 2001-03-15 | 2003-07-29 | Micron Technology, Inc. | Multi-layer, attenuated phase-shifting mask |
| US7008872B2 (en) * | 2002-05-03 | 2006-03-07 | Intel Corporation | Use of conductive electrolessly deposited etch stop layers, liner layers and via plugs in interconnect structures |
| US20040108217A1 (en) * | 2002-12-05 | 2004-06-10 | Dubin Valery M. | Methods for forming copper interconnect structures by co-plating of noble metals and structures formed thereby |
| US6974768B1 (en) * | 2003-01-15 | 2005-12-13 | Novellus Systems, Inc. | Methods of providing an adhesion layer for adhesion of barrier and/or seed layers to dielectric films |
-
2004
- 2004-07-09 US US10/887,087 patent/US7119018B2/en not_active Expired - Lifetime
-
2005
- 2005-07-04 TW TW094122602A patent/TWI373095B/zh not_active IP Right Cessation
- 2005-07-05 CN CNB2005100820374A patent/CN100375280C/zh not_active Expired - Lifetime
- 2005-07-07 JP JP2005199284A patent/JP4965091B2/ja not_active Expired - Fee Related
-
2006
- 2006-03-16 US US11/376,199 patent/US7495338B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2006024943A5 (enExample) | ||
| TW202401505A (zh) | 用於接合的膨脹控制 | |
| JP3955386B2 (ja) | 半導体装置及びその製造方法 | |
| TWI241701B (en) | Copper recess process with application to selective capping and electroless plating | |
| CN100481380C (zh) | 半导体元件中内连线结构的制造方法 | |
| TWI497643B (zh) | 用於半導體裝置的超填隙金屬接觸貫穿孔 | |
| JP4965091B2 (ja) | 導電性材料、半導体構造及び導電性材料を製造する方法 | |
| JP2005038971A5 (enExample) | ||
| JP2010087094A (ja) | 半導体装置及び半導体装置の製造方法 | |
| US20070238294A1 (en) | Method to create super secondary grain growth in narrow trenches | |
| JPH08236481A (ja) | 軟金属導体およびその形成方法 | |
| TW571389B (en) | A copper interconnection and the method for fabricating the same | |
| CN1612299A (zh) | 具有电镀金属栅极的场效应晶体管以及金属栅极的制造方法 | |
| US8809183B2 (en) | Interconnect structure with a planar interface between a selective conductive cap and a dielectric cap layer | |
| TW200403808A (en) | Semiconductor device and manufacturing method thereof | |
| JP2010525159A (ja) | 電気メッキによるコンタクト用ロジウム構造の製造および電気メッキ用組成物 | |
| US9640434B2 (en) | Method for processing an electroplated copper film in copper interconnect process | |
| CN105355620A (zh) | 一种铜互连结构及其制造方法 | |
| CN103003939A (zh) | 改善窄铜填充过孔的导电性的方法及结构 | |
| JP2006100698A (ja) | 半導体装置の製造方法 | |
| CN1321439C (zh) | 铜导线的无电镀方法 | |
| WO2009019063A1 (en) | Electromigration resistant interconnect structure | |
| CN1577795A (zh) | 半导体集成电路器件的制造方法 | |
| JP2006120870A5 (enExample) | ||
| JP4317564B2 (ja) | メッキ促進層を有する半導体構造物を作る方法 |