JP2005531875A5 - - Google Patents

Download PDF

Info

Publication number
JP2005531875A5
JP2005531875A5 JP2004517522A JP2004517522A JP2005531875A5 JP 2005531875 A5 JP2005531875 A5 JP 2005531875A5 JP 2004517522 A JP2004517522 A JP 2004517522A JP 2004517522 A JP2004517522 A JP 2004517522A JP 2005531875 A5 JP2005531875 A5 JP 2005531875A5
Authority
JP
Japan
Prior art keywords
array
sub
data
data line
subarray
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004517522A
Other languages
English (en)
Japanese (ja)
Other versions
JP4368793B2 (ja
JP2005531875A (ja
Filing date
Publication date
Priority claimed from US10/184,720 external-priority patent/US6711068B2/en
Application filed filed Critical
Publication of JP2005531875A publication Critical patent/JP2005531875A/ja
Publication of JP2005531875A5 publication Critical patent/JP2005531875A5/ja
Application granted granted Critical
Publication of JP4368793B2 publication Critical patent/JP4368793B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004517522A 2002-06-28 2003-04-24 平衡負荷を有するメモリ及びその動作方法 Expired - Fee Related JP4368793B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/184,720 US6711068B2 (en) 2002-06-28 2002-06-28 Balanced load memory and method of operation
PCT/US2003/013007 WO2004003919A1 (en) 2002-06-28 2003-04-24 Balanced load memory and method of operation

Publications (3)

Publication Number Publication Date
JP2005531875A JP2005531875A (ja) 2005-10-20
JP2005531875A5 true JP2005531875A5 (enExample) 2006-07-06
JP4368793B2 JP4368793B2 (ja) 2009-11-18

Family

ID=29779429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004517522A Expired - Fee Related JP4368793B2 (ja) 2002-06-28 2003-04-24 平衡負荷を有するメモリ及びその動作方法

Country Status (8)

Country Link
US (1) US6711068B2 (enExample)
EP (1) EP1518243A1 (enExample)
JP (1) JP4368793B2 (enExample)
KR (1) KR100940951B1 (enExample)
CN (1) CN1666289B (enExample)
AU (1) AU2003225175A1 (enExample)
TW (1) TWI303439B (enExample)
WO (1) WO2004003919A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6795336B2 (en) * 2001-12-07 2004-09-21 Hynix Semiconductor Inc. Magnetic random access memory
US6917552B2 (en) * 2002-03-05 2005-07-12 Renesas Technology Corporation Semiconductor device using high-speed sense amplifier
US7251160B2 (en) * 2005-03-16 2007-07-31 Sandisk Corporation Non-volatile memory and method with power-saving read and program-verify operations
US7362604B2 (en) * 2005-07-11 2008-04-22 Sandisk 3D Llc Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements
US7345907B2 (en) * 2005-07-11 2008-03-18 Sandisk 3D Llc Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements
US7321507B2 (en) * 2005-11-21 2008-01-22 Magic Technologies, Inc. Reference cell scheme for MRAM
JP4901204B2 (ja) * 2005-12-13 2012-03-21 株式会社東芝 半導体集積回路装置
CN1988032B (zh) * 2005-12-23 2011-06-22 财团法人工业技术研究院 存储器的负载平衡架构
US20070247939A1 (en) * 2006-04-21 2007-10-25 Nahas Joseph J Mram array with reference cell row and methof of operation
US7542338B2 (en) * 2006-07-31 2009-06-02 Sandisk 3D Llc Method for reading a multi-level passive element memory cell array
US7542337B2 (en) * 2006-07-31 2009-06-02 Sandisk 3D Llc Apparatus for reading a multi-level passive element memory cell array
US8279704B2 (en) * 2006-07-31 2012-10-02 Sandisk 3D Llc Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same
US7787282B2 (en) * 2008-03-21 2010-08-31 Micron Technology, Inc. Sensing resistance variable memory
JP5100530B2 (ja) * 2008-06-23 2012-12-19 株式会社東芝 抵抗変化型メモリ
US8233309B2 (en) * 2009-10-26 2012-07-31 Sandisk 3D Llc Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell
JP5359804B2 (ja) * 2009-11-16 2013-12-04 ソニー株式会社 不揮発性半導体メモリデバイス
US8331166B2 (en) 2011-02-28 2012-12-11 Infineon Techn. AG Method and system for reading from memory cells in a memory device
US8498169B2 (en) 2011-09-02 2013-07-30 Qualcomm Incorporated Code-based differential charging of bit lines of a sense amplifier
US10108377B2 (en) * 2015-11-13 2018-10-23 Western Digital Technologies, Inc. Storage processing unit arrays and methods of use

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4713797A (en) 1985-11-25 1987-12-15 Motorola Inc. Current mirror sense amplifier for a non-volatile memory
GB9423032D0 (en) * 1994-11-15 1995-01-04 Sgs Thomson Microelectronics Bit line sensing in a memory array
KR0164391B1 (ko) * 1995-06-29 1999-02-18 김광호 고속동작을 위한 회로 배치 구조를 가지는 반도체 메모리 장치
US5764581A (en) * 1997-03-04 1998-06-09 Advanced Micro Devices Inc. Dynamic ram with two-transistor cell
JP3169858B2 (ja) * 1997-06-20 2001-05-28 日本電気アイシーマイコンシステム株式会社 多値型半導体記憶装置
US6191989B1 (en) 2000-03-07 2001-02-20 International Business Machines Corporation Current sensing amplifier
US6269040B1 (en) 2000-06-26 2001-07-31 International Business Machines Corporation Interconnection network for connecting memory cells to sense amplifiers
ITMI20011150A1 (it) * 2001-05-30 2002-11-30 St Microelectronics Srl Multiplatore di colonna per memorie a semiconduttore

Similar Documents

Publication Publication Date Title
JP2005531875A5 (enExample)
WO2003071827A3 (en) Compact surround-sound system
EP1603136A3 (en) Semiconductor memory device
JP2007505373A5 (enExample)
WO2004015568A3 (en) Data processing method and device
WO2002064556A3 (en) Complex carbohydrate arrays and methods for the manufacture and uses thereof
JPH1196750A5 (enExample)
WO2008115284A3 (en) Loudspeaker line array configurations and related sound processing
AU4174900A (en) Ultrasonic transducer, transducer array, and fabrication method
WO2006082091A3 (en) Low latency massive parallel data processing device
WO2007015773A3 (en) Memory device and method having multiple address, data and command buses
DE50208728D1 (de) Halbleiterspeicher mit sich kreuzenden wort- und bitleitungen, an denen magnetoresistive speicherzellen angeordnet sind
WO2002043113A3 (en) Noise floor reduction in image sensors
TWI265528B (en) Addressing circuit for a cross-point memory array including cross-point resistive elements
JP2021062010A5 (enExample)
JP2000260181A5 (enExample)
JP2001076482A5 (enExample)
DE60316472D1 (de) Korrosionsbeständiges ultraschallhorn
JP2005065270A5 (enExample)
EP1424699A3 (en) Nonvolatile memory device with simultaneous read/write
AU2002332457A1 (en) Multiple word-line accessing and accessor
JPH10133908A5 (enExample)
TW344820B (en) Semiconductor memory device having multibank
ATE468564T1 (de) Verbindungen in simd-prozessorarchitekturen
NO972562D0 (no) Retnings-transduseroppstilling med höy forsterkning