CN1666289B - 平衡负载存储器和操作方法 - Google Patents
平衡负载存储器和操作方法 Download PDFInfo
- Publication number
- CN1666289B CN1666289B CN038152932A CN03815293A CN1666289B CN 1666289 B CN1666289 B CN 1666289B CN 038152932 A CN038152932 A CN 038152932A CN 03815293 A CN03815293 A CN 03815293A CN 1666289 B CN1666289 B CN 1666289B
- Authority
- CN
- China
- Prior art keywords
- data
- array
- sub
- data line
- subarray
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/067—Single-ended amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/14—Dummy cell management; Sense reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/005—Transfer gates, i.e. gates coupling the sense amplifier output to data lines, I/O lines or global bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/06—Sense amplifier related aspects
- G11C2207/063—Current sense amplifiers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/184,720 | 2002-06-28 | ||
| US10/184,720 US6711068B2 (en) | 2002-06-28 | 2002-06-28 | Balanced load memory and method of operation |
| PCT/US2003/013007 WO2004003919A1 (en) | 2002-06-28 | 2003-04-24 | Balanced load memory and method of operation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1666289A CN1666289A (zh) | 2005-09-07 |
| CN1666289B true CN1666289B (zh) | 2010-04-28 |
Family
ID=29779429
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN038152932A Expired - Lifetime CN1666289B (zh) | 2002-06-28 | 2003-04-24 | 平衡负载存储器和操作方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6711068B2 (enExample) |
| EP (1) | EP1518243A1 (enExample) |
| JP (1) | JP4368793B2 (enExample) |
| KR (1) | KR100940951B1 (enExample) |
| CN (1) | CN1666289B (enExample) |
| AU (1) | AU2003225175A1 (enExample) |
| TW (1) | TWI303439B (enExample) |
| WO (1) | WO2004003919A1 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6795336B2 (en) * | 2001-12-07 | 2004-09-21 | Hynix Semiconductor Inc. | Magnetic random access memory |
| US6917552B2 (en) * | 2002-03-05 | 2005-07-12 | Renesas Technology Corporation | Semiconductor device using high-speed sense amplifier |
| US7251160B2 (en) * | 2005-03-16 | 2007-07-31 | Sandisk Corporation | Non-volatile memory and method with power-saving read and program-verify operations |
| US7362604B2 (en) * | 2005-07-11 | 2008-04-22 | Sandisk 3D Llc | Apparatus and method for programming an array of nonvolatile memory cells including switchable resistor memory elements |
| US7345907B2 (en) * | 2005-07-11 | 2008-03-18 | Sandisk 3D Llc | Apparatus and method for reading an array of nonvolatile memory cells including switchable resistor memory elements |
| US7321507B2 (en) * | 2005-11-21 | 2008-01-22 | Magic Technologies, Inc. | Reference cell scheme for MRAM |
| JP4901204B2 (ja) * | 2005-12-13 | 2012-03-21 | 株式会社東芝 | 半導体集積回路装置 |
| CN1988032B (zh) * | 2005-12-23 | 2011-06-22 | 财团法人工业技术研究院 | 存储器的负载平衡架构 |
| US20070247939A1 (en) * | 2006-04-21 | 2007-10-25 | Nahas Joseph J | Mram array with reference cell row and methof of operation |
| US8279704B2 (en) * | 2006-07-31 | 2012-10-02 | Sandisk 3D Llc | Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same |
| US7542338B2 (en) * | 2006-07-31 | 2009-06-02 | Sandisk 3D Llc | Method for reading a multi-level passive element memory cell array |
| US7542337B2 (en) * | 2006-07-31 | 2009-06-02 | Sandisk 3D Llc | Apparatus for reading a multi-level passive element memory cell array |
| US7787282B2 (en) * | 2008-03-21 | 2010-08-31 | Micron Technology, Inc. | Sensing resistance variable memory |
| JP5100530B2 (ja) * | 2008-06-23 | 2012-12-19 | 株式会社東芝 | 抵抗変化型メモリ |
| US8233309B2 (en) * | 2009-10-26 | 2012-07-31 | Sandisk 3D Llc | Non-volatile memory array architecture incorporating 1T-1R near 4F2 memory cell |
| JP5359804B2 (ja) * | 2009-11-16 | 2013-12-04 | ソニー株式会社 | 不揮発性半導体メモリデバイス |
| US8331166B2 (en) | 2011-02-28 | 2012-12-11 | Infineon Techn. AG | Method and system for reading from memory cells in a memory device |
| US8498169B2 (en) | 2011-09-02 | 2013-07-30 | Qualcomm Incorporated | Code-based differential charging of bit lines of a sense amplifier |
| US10108377B2 (en) * | 2015-11-13 | 2018-10-23 | Western Digital Technologies, Inc. | Storage processing unit arrays and methods of use |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1147675A (zh) * | 1995-06-29 | 1997-04-16 | 三星电子株式会社 | 呈电路阵列结构供高速操作的半导体存储器 |
| WO1998039774A1 (en) * | 1997-03-04 | 1998-09-11 | Advanced Micro Devices, Inc. | Dynamic ram with two-transistor cell |
| CN1203426A (zh) * | 1997-06-20 | 1998-12-30 | 日本电气株式会社 | 能够设有多个阈值之一的半导体存储器 |
| US6191989B1 (en) * | 2000-03-07 | 2001-02-20 | International Business Machines Corporation | Current sensing amplifier |
| US6269040B1 (en) * | 2000-06-26 | 2001-07-31 | International Business Machines Corporation | Interconnection network for connecting memory cells to sense amplifiers |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4713797A (en) | 1985-11-25 | 1987-12-15 | Motorola Inc. | Current mirror sense amplifier for a non-volatile memory |
| GB9423032D0 (en) * | 1994-11-15 | 1995-01-04 | Sgs Thomson Microelectronics | Bit line sensing in a memory array |
| ITMI20011150A1 (it) * | 2001-05-30 | 2002-11-30 | St Microelectronics Srl | Multiplatore di colonna per memorie a semiconduttore |
-
2002
- 2002-06-28 US US10/184,720 patent/US6711068B2/en not_active Expired - Lifetime
-
2003
- 2003-04-24 WO PCT/US2003/013007 patent/WO2004003919A1/en not_active Ceased
- 2003-04-24 EP EP03721888A patent/EP1518243A1/en not_active Withdrawn
- 2003-04-24 JP JP2004517522A patent/JP4368793B2/ja not_active Expired - Fee Related
- 2003-04-24 KR KR1020047021346A patent/KR100940951B1/ko not_active Expired - Fee Related
- 2003-04-24 CN CN038152932A patent/CN1666289B/zh not_active Expired - Lifetime
- 2003-04-24 AU AU2003225175A patent/AU2003225175A1/en not_active Abandoned
- 2003-06-27 TW TW092117692A patent/TWI303439B/zh not_active IP Right Cessation
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1147675A (zh) * | 1995-06-29 | 1997-04-16 | 三星电子株式会社 | 呈电路阵列结构供高速操作的半导体存储器 |
| WO1998039774A1 (en) * | 1997-03-04 | 1998-09-11 | Advanced Micro Devices, Inc. | Dynamic ram with two-transistor cell |
| CN1203426A (zh) * | 1997-06-20 | 1998-12-30 | 日本电气株式会社 | 能够设有多个阈值之一的半导体存储器 |
| US6191989B1 (en) * | 2000-03-07 | 2001-02-20 | International Business Machines Corporation | Current sensing amplifier |
| US6269040B1 (en) * | 2000-06-26 | 2001-07-31 | International Business Machines Corporation | Interconnection network for connecting memory cells to sense amplifiers |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20050013648A (ko) | 2005-02-04 |
| WO2004003919A1 (en) | 2004-01-08 |
| TWI303439B (en) | 2008-11-21 |
| CN1666289A (zh) | 2005-09-07 |
| EP1518243A1 (en) | 2005-03-30 |
| AU2003225175A1 (en) | 2004-01-19 |
| TW200409137A (en) | 2004-06-01 |
| US6711068B2 (en) | 2004-03-23 |
| KR100940951B1 (ko) | 2010-02-05 |
| JP4368793B2 (ja) | 2009-11-18 |
| US20040001361A1 (en) | 2004-01-01 |
| JP2005531875A (ja) | 2005-10-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1666289B (zh) | 平衡负载存储器和操作方法 | |
| US6269040B1 (en) | Interconnection network for connecting memory cells to sense amplifiers | |
| US6937495B2 (en) | Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics | |
| KR100735750B1 (ko) | 복수개의 균일한 기준 데이터들을 생성하는 기준 셀 블록및 감지증폭 유니트들을 구비하는 반도체 소자들 및 이를채택하는 시스템들 | |
| US6678189B2 (en) | Method and system for performing equipotential sensing across a memory array to eliminate leakage currents | |
| US7251178B2 (en) | Current sense amplifier | |
| US7499314B2 (en) | Reference cell scheme for MRAM | |
| US6946882B2 (en) | Current sense amplifier | |
| KR20030059120A (ko) | Mtj mram 병렬-병렬 아키텍쳐 | |
| US8184476B2 (en) | Random access memory architecture including midpoint reference | |
| US4376987A (en) | Threshold referenced MNOS sense amplifier | |
| JP4227097B2 (ja) | 3入力感度増幅器及び動作方法 | |
| JPH11167795A (ja) | 強誘電体メモリセル及び装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20090306 Address after: Arizona USA Applicant after: EVERSPIN TECHNOLOGIES, Inc. Address before: Texas in the United States Applicant before: FREESCALE SEMICONDUCTOR, Inc. |
|
| ASS | Succession or assignment of patent right |
Owner name: EVERSPIN TECHNOLOGIES, INC. Free format text: FORMER OWNER: FREESCALE SEMICONDUCTOR INC. Effective date: 20090306 |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20100428 |
|
| CX01 | Expiry of patent term |