JP2005518018A5 - - Google Patents

Download PDF

Info

Publication number
JP2005518018A5
JP2005518018A5 JP2003568541A JP2003568541A JP2005518018A5 JP 2005518018 A5 JP2005518018 A5 JP 2005518018A5 JP 2003568541 A JP2003568541 A JP 2003568541A JP 2003568541 A JP2003568541 A JP 2003568541A JP 2005518018 A5 JP2005518018 A5 JP 2005518018A5
Authority
JP
Japan
Prior art keywords
data
transfer
interface
token
asynchronous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003568541A
Other languages
English (en)
Japanese (ja)
Other versions
JP4520742B2 (ja
JP2005518018A (ja
Filing date
Publication date
Priority claimed from US10/212,574 external-priority patent/US6950959B2/en
Application filed filed Critical
Publication of JP2005518018A publication Critical patent/JP2005518018A/ja
Publication of JP2005518018A5 publication Critical patent/JP2005518018A5/ja
Application granted granted Critical
Publication of JP4520742B2 publication Critical patent/JP4520742B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2003568541A 2002-02-12 2003-02-11 非同期及び同期領域間の変換を促進する手法 Expired - Fee Related JP4520742B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US35720102P 2002-02-12 2002-02-12
US10/212,574 US6950959B2 (en) 2002-02-12 2002-08-01 Techniques for facilitating conversion between asynchronous and synchronous domains
PCT/US2003/004344 WO2003069485A2 (en) 2002-02-12 2003-02-11 Techniques for facilitating conversion between asynchronous and synchronous domains

Publications (3)

Publication Number Publication Date
JP2005518018A JP2005518018A (ja) 2005-06-16
JP2005518018A5 true JP2005518018A5 (https=) 2005-12-22
JP4520742B2 JP4520742B2 (ja) 2010-08-11

Family

ID=27737078

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003568541A Expired - Fee Related JP4520742B2 (ja) 2002-02-12 2003-02-11 非同期及び同期領域間の変換を促進する手法

Country Status (7)

Country Link
US (2) US6950959B2 (https=)
EP (1) EP1474748B1 (https=)
JP (1) JP4520742B2 (https=)
AT (1) ATE401607T1 (https=)
AU (1) AU2003215211A1 (https=)
DE (1) DE60322185D1 (https=)
WO (1) WO2003069485A2 (https=)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005523576A (ja) * 2002-04-17 2005-08-04 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ データ通信バス
US7324564B2 (en) * 2003-02-20 2008-01-29 Sun Microsystems, Inc. Transmitting odd-sized packets over a double data rate link
JP2004326222A (ja) * 2003-04-22 2004-11-18 Renesas Technology Corp データ処理システム
US7275171B2 (en) * 2003-05-22 2007-09-25 Rambus Inc. Method and apparatus for programmable sampling clock edge selection
DE602004024683D1 (https=) * 2003-07-14 2010-01-28 Fulcrum Microsystems Inc
JP3852437B2 (ja) * 2003-11-19 2006-11-29 セイコーエプソン株式会社 同期・非同期インターフェース回路及び電子機器
US20050177660A1 (en) * 2004-02-05 2005-08-11 Rajesh Mamidwar Method and system for merged rate-smoothing buffer with burst buffer
JP4956713B2 (ja) * 2004-03-01 2012-06-20 エスティー‐エリクソン、ソシエテ、アノニム 互いに同期しない回路モジュールを備える回路
EP1745384B1 (en) * 2004-04-28 2009-12-16 Koninklijke Philips Electronics N.V. Circuit with asynchronous/synchronous interface
US8055821B2 (en) * 2004-11-17 2011-11-08 International Business Machines Corporation Apparatus, system, and method for converting a synchronous interface into an asynchronous interface
US7584449B2 (en) * 2004-11-22 2009-09-01 Fulcrum Microsystems, Inc. Logic synthesis of multi-level domino asynchronous pipelines
US7543172B2 (en) * 2004-12-21 2009-06-02 Rambus Inc. Strobe masking in a signaling system having multiple clock domains
US7814280B2 (en) * 2005-01-12 2010-10-12 Fulcrum Microsystems Inc. Shared-memory switch fabric architecture
JP4786354B2 (ja) * 2006-01-27 2011-10-05 株式会社日立製作所 ｉＳＣＳＩ通信制御方法とそれを用いた記憶システム
US7668186B1 (en) * 2006-03-07 2010-02-23 Xilinx, Inc. Token ecosystem for buffer management
US7610567B2 (en) * 2006-04-27 2009-10-27 Achronix Semiconductor Corporation Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs
US7729893B2 (en) * 2006-05-24 2010-06-01 The Trustees Of Columbia University In The City Of New York Methods, media, and means for forming asynchronous logic networks
WO2008008629A2 (en) 2006-06-28 2008-01-17 Achronix Semiconductor Corporation Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics
US7916718B2 (en) * 2007-04-19 2011-03-29 Fulcrum Microsystems, Inc. Flow and congestion control in switch architectures for multi-hop, memory efficient fabrics
JP5030698B2 (ja) * 2007-07-24 2012-09-19 株式会社リコー 半導体装置及びノイズ低減方法
US20090119621A1 (en) * 2007-11-06 2009-05-07 Jordi Cortadella Variability-Aware Asynchronous Scheme for Optimal-Performance Delay Matching
TWI407744B (zh) * 2008-02-04 2013-09-01 Realtek Semiconductor Corp 網路信號處理裝置
JP5017153B2 (ja) * 2008-03-14 2012-09-05 富士通株式会社 非同期同期通信網の変換装置、データ変換方法、データ変換プログラム、及び通信システム
US8495543B2 (en) * 2008-06-18 2013-07-23 University Of Southern California Multi-level domino, bundled data, and mixed templates
US8370557B2 (en) * 2008-12-19 2013-02-05 Intel Corporation Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory
US8074193B2 (en) * 2009-03-11 2011-12-06 Institute of Computer Science (ICS) of the Foundation for Research & Technology Hellas-Foundation for Research and Technology Hellas (FORTH) Apparatus and method for mixed single-rail and dual-rail combinational logic with completion detection
US8161435B2 (en) 2009-07-20 2012-04-17 Achronix Semiconductor Corporation Reset mechanism conversion
US8301933B2 (en) * 2009-09-14 2012-10-30 Achronix Semiconductor Corporation Multi-clock asynchronous logic circuits
US7900078B1 (en) * 2009-09-14 2011-03-01 Achronix Semiconductor Corporation Asynchronous conversion circuitry apparatus, systems, and methods
EP2466478B1 (en) 2010-12-20 2013-11-27 STMicroelectronics (Grenoble 2) SAS Communication system, and corresponding integrated circuit and method
EP2466479B1 (en) * 2010-12-20 2013-11-27 STMicroelectronics (Grenoble 2) SAS Interface system, and corresponding integrated circuit and method
US8599982B2 (en) 2010-12-20 2013-12-03 Stmicroelectronics S.R.L. Interface system, and corresponding integrated circuit and method
FR2978315B1 (fr) * 2011-07-20 2013-09-13 Thales Sa Reseau de transmission d'informations et noeud de reseau correspondant
ITTO20120289A1 (it) * 2012-04-02 2013-10-03 St Microelectronics Srl Circuito per comunicazioni asincrone, sistema e procedimento relativi
GB2513529A (en) * 2012-11-15 2014-11-05 Ibm System and method of low latency data tranfer between clock domains operated in various synchronization modes
US9520180B1 (en) 2014-03-11 2016-12-13 Hypres, Inc. System and method for cryogenic hybrid technology computing and memory
US9558309B2 (en) * 2014-05-09 2017-01-31 University Of Southern California Timing violation resilient asynchronous template
US9843339B1 (en) * 2016-08-26 2017-12-12 Hrl Laboratories, Llc Asynchronous pulse domain to synchronous digital domain converter
WO2020008229A1 (en) * 2018-07-03 2020-01-09 Dolphin Integration Circuit and method for protecting asynchronous circuits
CN113407467B (zh) * 2021-07-19 2023-05-30 北京中科芯蕊科技有限公司 一种基于Mousetrap的同步异步转换接口及装置

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4773066A (en) * 1986-04-15 1988-09-20 The Mitre Corporation Synchronized multiple access apparatus and method for a local area network
US4849751A (en) * 1987-06-08 1989-07-18 American Telephone And Telegraph Company, At&T Bell Laboratories CMOS Integrated circuit digital crossbar switching arrangement
US4954983A (en) * 1987-10-13 1990-09-04 Tektronix, Inc. Data driver for multiple mode buffered processor-peripheral data transfer with selective return of data to processor
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
US5752070A (en) * 1990-03-19 1998-05-12 California Institute Of Technology Asynchronous processors
US5418930A (en) * 1991-09-05 1995-05-23 International Business Machines Corporation Circuit for interfacing asynchronous to synchronous communications
JPH0581192A (ja) * 1991-09-18 1993-04-02 Fujitsu Ltd バスアービトレーシヨン方式
JPH0784948A (ja) * 1993-09-20 1995-03-31 Hitachi Ltd インターフェース装置
JPH0784947A (ja) * 1993-09-20 1995-03-31 Hitachi Ltd インターフェース装置
JPH07249001A (ja) * 1994-03-14 1995-09-26 Hitachi Ltd インターフェース装置
US5586273A (en) * 1994-08-18 1996-12-17 International Business Machines Corporation HDLC asynchronous to synchronous converter
US5659684A (en) * 1995-02-03 1997-08-19 Isdn Systems Corporation Methods and apparatus for interconnecting personal computers (PCs) and local area networks (LANs) using packet protocols transmitted over a digital data service (DDS)
US5949791A (en) * 1996-03-19 1999-09-07 Lucent Technologies Inc. Method and apparatus for converting synchronous narrowband signals into broadband asynchronous transfer mode signals in an integrated telecommunications network
US5802055A (en) * 1996-04-22 1998-09-01 Apple Computer, Inc. Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads
GB2313524A (en) * 1996-05-24 1997-11-26 Ibm Providing communications links in a computer network
US6065082A (en) * 1996-08-06 2000-05-16 International Business Machines Corporation HDLC asynchronous to synchronous converter
US5892764A (en) * 1996-09-16 1999-04-06 Sphere Communications Inc. ATM LAN telephone system
US6219711B1 (en) * 1997-05-13 2001-04-17 Micron Electronics, Inc. Synchronous communication interface
JP3791139B2 (ja) * 1997-07-30 2006-06-28 株式会社デンソー 車両用制御装置
JP3488812B2 (ja) * 1997-08-28 2004-01-19 シャープ株式会社 データ伝送路
US6038656A (en) * 1997-09-12 2000-03-14 California Institute Of Technology Pipelined completion for asynchronous communication
US6246733B1 (en) * 1998-05-20 2001-06-12 International Business Machines Corporation Synchronous interface for asynchronous data detection channels
US6279065B1 (en) * 1998-06-03 2001-08-21 Compaq Computer Corporation Computer system with improved memory access
JP2000172636A (ja) * 1998-12-08 2000-06-23 Canon Inc リアルタイムデータ転送系の非同期系データ転送制御装置および方法
US6301630B1 (en) * 1998-12-10 2001-10-09 International Business Machines Corporation Interrupt response in a multiple set buffer pool bus bridge
US6374307B1 (en) * 1999-02-12 2002-04-16 Steve A. Ristau Non-intrusive DWDM billing system
TW507418B (en) * 1999-02-26 2002-10-21 Via Tech Inc Synchronization element for converting asynchronous pulse signal into synchronous pulse signal
US6230228B1 (en) * 1999-04-01 2001-05-08 Intel Corporation Efficient bridge architecture for handling multiple write transactions simultaneously
JP3663351B2 (ja) * 2000-02-28 2005-06-22 シャープ株式会社 自己同期システムとクロック同期システムとのインタフェース装置
US7006498B2 (en) * 2000-08-09 2006-02-28 International Business Machines Corporation System for transmitting local area network (LAN) data frames through an asynchronous transfer mode (ATM) crossbar switch

Similar Documents

Publication Publication Date Title
JP2005518018A5 (https=)
US8867573B2 (en) Transferring data between asynchronous clock domains
CN106294234B (zh) 一种数据传输方法及装置
US20100067539A1 (en) Single Network Interface Circuit with Multiple-Ports and Method Thereof
CN104022775A (zh) 一种面向SerDes技术中基于FIFO协议的数字接口电路
CN115543882B (zh) 不同位宽总线间的数据转发装置及数据传输方法
WO2000016204A1 (en) System for capturing and processing data streams upon availability of a process buffer
JPH11175313A5 (https=)
CN108259368A (zh) 一种基于fpga的数据传输系统及方法
JP2003143117A (ja) データ同期化回路及び通信インターフェース回路
CN101213534B (zh) 用于对延时不敏感的fifo信令协议的方法和设备
JP2004207891A (ja) データ通信装置、データ通信方法、データ通信プログラム及びデータ通信プログラムを記録した記録媒体
CN100533335C (zh) 用于串行数据源的数据采样的方法和电路
KR100846352B1 (ko) 4 ｘ ｐｃｉ―ｅｘｐｒｅｓｓ 프레임 변환 모듈 및 이를이용한 ｐｃｉ―ｅｘｐｒｅｓｓ 프레임 변환 장치
EP4605835A1 (en) Data lane deskew and rate adaptation in a package containing multiple circuit dies
JPH11149444A (ja) データ転送制御装置及びデータ転送制御システム並びにデータ転送制御方法
JP2009206696A (ja) 伝送システム
JPH11317070A5 (https=)
JPH0479422A (ja) 送信制御回路
US6654838B1 (en) Methods for performing bit sensitive parallel bus peer addressing
JP2001308832A (ja) 速度変換装置
US6826178B1 (en) Apparatus for performing bit sensitive parallel bus peer addressing
WO2009086778A1 (zh) 速率适配的方法和设备、交换板与线卡
CN101674335A (zh) 具有多个传输端口的单一网络接口装置与其方法
JP3266789B2 (ja) 通信制御装置