JP2005183769A - 不揮発性半導体記憶装置 - Google Patents
不揮発性半導体記憶装置 Download PDFInfo
- Publication number
- JP2005183769A JP2005183769A JP2003424327A JP2003424327A JP2005183769A JP 2005183769 A JP2005183769 A JP 2005183769A JP 2003424327 A JP2003424327 A JP 2003424327A JP 2003424327 A JP2003424327 A JP 2003424327A JP 2005183769 A JP2005183769 A JP 2005183769A
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- gate
- mos transistor
- layer
- metal wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 107
- 230000015654 memory Effects 0.000 claims abstract description 253
- 229910052751 metal Inorganic materials 0.000 claims abstract description 91
- 239000002184 metal Substances 0.000 claims abstract description 91
- 239000010410 layer Substances 0.000 description 194
- 239000010408 film Substances 0.000 description 93
- 239000012535 impurity Substances 0.000 description 66
- 238000009792 diffusion process Methods 0.000 description 55
- 239000000758 substrate Substances 0.000 description 38
- 239000011229 interlayer Substances 0.000 description 26
- 238000000034 method Methods 0.000 description 20
- 238000004519 manufacturing process Methods 0.000 description 18
- 238000010586 diagram Methods 0.000 description 17
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 16
- 230000006870 function Effects 0.000 description 12
- 230000004048 modification Effects 0.000 description 12
- 238000012986 modification Methods 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 10
- 238000001020 plasma etching Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 10
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 101100203174 Zea mays SGS3 gene Proteins 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 229910021417 amorphous silicon Inorganic materials 0.000 description 7
- 230000015556 catabolic process Effects 0.000 description 7
- 238000000206 photolithography Methods 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 238000002955 isolation Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 239000011159 matrix material Substances 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 239000000470 constituent Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 230000005641 tunneling Effects 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0433—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and one or more separate select transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
【解決手段】第1導電型の第1半導体層152の表面領域内に互いに離隔して形成された、第2導電型の第2乃至第5半導体層155〜158と、前記第2半導体層156上に形成された前記第1導電型の第1MOSトランジスタを含むメモリセルと、前記第3、第4半導体層155、157上にそれぞれ形成された前記第1導電型の第2、第3MOSトランジスタ37、48と、前記第1MOSトランジスタのゲートと、前記第2、第3MOSトランジスタの少なくともいずれかのソースまたはドレインとを接続する第1金属配線層184と、前記第5半導体層158と、前記第1金属配線層184とを接続する第1コンタクトプラグ177とを具備し、前記第1金属配線層184は、前記第1MOSトランジスタのゲートに接続される金属配線のうちで最下層にあることを特徴とする。
【選択図】 図6
Description
<書き込み動作>
データの書き込みは、いずれかのワード線に接続された全てのメモリセルに対して一括して行われる。そして、メモリセルトランジスタMTのフローティングゲートに電子を注入するか否かで“0”データ、“1”データを書き分ける。電子のフローティングゲートへの注入は、Fowler-Nordheim(FN) tunnelingによって行われる。
データの読み出しにおいては、いずれかのワード線に接続された複数のメモリセルから一括して読み出されることが可能である。そして、データは各ブロック当たり1つのメモリセルMCから読み出される。
データの消去は、ウェル領域を共用する全てのメモリセルについて一括して行われる。従って、図2の例であると、メモリセルアレイ20に含まれる全てのメモリセルが同時に消去される。
まず、書き込み動作を始める以前では、昇圧回路120、130がそれぞれ生成する電圧VDDW、VNEGは、Vcc2、0Vである。そして、書き込み動作がスタートすると、昇圧回路120は、生成電圧VDDWをVcc2からVpp(12V)にブートする。書き込み用デコーダ30におけるVCGNWノードにはVDDWが与えられているから、VCGNWノードにおける電位もVppに上昇する。更に、ロウアドレスデコード回路31におけるスイッチ素子35、36がオン状態となる。またスイッチ素子140、141がオフ状態となる。よって、インバータ34は、VCGNW、VCGPWを電源電圧として動作する。なおVCGPWノードの電位は、常時0Vである。すると、選択ワード線に対応するNANDゲート33の出力は“L”レベルであるから、インバータ34の出力はVDDW=Vpp(VCGNWノードの電位)となる。他方、非選択ワード線に対応するNANDゲート33の出力は“H”レベルであるから、インバータ34の出力は0V(VCGPWノードの電位)となる。その結果、選択ワード線の電位はVCGNW=Vpp、非選択ワード線の電位はVCGPW=0Vとなる。また、制御信号WSGが“H”レベル(Vcc2)とされるため、pチャネルMOSトランジスタ37は全てオン状態とされる。なお、制御信号ZISOGは、書き込み動作時は“L”レベル(0V)とされており、pチャネルMOSトランジスタ48はオフ状態である。従って、セレクトゲートデコーダ30とセレクトゲート線SGとは電気的に分離されている。
まず、ロウアドレスデコード回路41のNANDゲート44にロウアドレス信号RAが入力される。選択セレクトゲート線に対応するNANDゲート44の出力は“L”、非選択セレクトゲート線に対応するNANDゲート44の出力は“H”である。そして、NANDゲート44の出力がインバータ45によって反転されて、Vcc1レベルのロウアドレスデコード信号として出力される。電圧変換回路42では、上記Vcc1レベルのロウアドレスデコード信号をVcc2レベルに変換する。
消去動作がスタートすると、昇圧回路120は、生成電圧VDDWをVcc2からVppにブートする。またスイッチ素子140、141がオフ状態となる。制御回路100は、スイッチ素子142を介して、メモリセルアレイ20が形成されたp型ウェル領域156に、昇圧回路120が生成する電圧VDDWを与える。その結果、p型ウェル領域156の電位VPWはVppとなる。
(1) 第1導電型の第1半導体層の表面領域内に互いに離隔して形成された、第2導電型の第2乃至第5半導体層と、
前記第2半導体層上に形成された前記第1導電型の第1MOSトランジスタを含むメモリセルと、
前記第3、第4半導体層上にそれぞれ形成された前記第1導電型の第2、第3MOSトランジスタと、
前記第1MOSトランジスタのゲートと、前記第2、第3MOSトランジスタの少なくともいずれかのソースまたはドレインとを接続する第1金属配線層と、
前記第5半導体層と、前記第1金属配線層とを接続する第1コンタクトプラグと
を具備し、前記第1金属配線層は、前記第1MOSトランジスタのゲートに接続される金属配線のうちで最下層にある
ことを特徴とする不揮発性半導体記憶装置。
ことを特徴とする(1)記載の不揮発性半導体記憶装置。
前記第2半導体層上に形成された前記第1導電型の第1MOSトランジスタを含むメモリセルと、
前記第3、第4半導体層上にそれぞれ形成された前記第1導電型の第2、第3MOSトランジスタと、
前記第1半導体層と離隔して形成された前記第1導電型の第5半導体層と、
前記第5半導体層の表面領域内に形成された前記第2導電型の第6半導体層と、
前記第1MOSトランジスタのゲートと、前記第2、第3MOSトランジスタの少なくともいずれかのソースまたはドレインとを接続する第1金属配線層と、
前記第6半導体層と前記第1金属配線層とを接続する第2コンタクトプラグと
を具備し、前記第1金属配線層は、前記第1MOSトランジスタのゲートに接続される金属配線のうちで最下層にある
ことを特徴とする不揮発性半導体記憶装置。
ことを特徴とする(3)記載の不揮発性半導体記憶装置。
ことを特徴とする(1)乃至(4)いずれか1項記載の不揮発性半導体記憶装置。
ことを特徴とする(1)乃至(5)いずれか1項記載の不揮発性半導体記憶装置。
同一列にある前記メモリセルの前記第4MOSトランジスタのドレインを共通接続するビット線と、
同一行にある前記メモリセルの前記第4MOSトランジスタのコントロールゲートが共通接続されて形成されたワード線と、
同一行にある前記メモリセルの前記第1MOSトランジスタのゲートが共通接続されて形成されたセレクトゲート線と、
読み出し時において前記セレクトゲート線のいずれかを選択する第1ロウデコーダと、
書き込み時において前記ワード線のいずれかを選択する第2ロウデコーダと
を更に備えることを特徴とする(6)記載の不揮発性半導体記憶装置。
前記第1ロウデコーダは、前記セレクトゲート線毎に設けられ、書き込み時及び消去時にオフ状態とされ、読み出し時にオン状態とされる前記第1MOSトランジスタと、
読み出し時に、前記セレクトゲート線のいずれかを選択し、前記第1MOSトランジスタを介して選択セレクトゲート線に電位を与える第1ロウアドレスデコード回路とを備え、
前記第2ロウデコーダは、前記セレクトゲート線毎に設けられ、書き込み時にオン状態とされ、読み出し時及び消去時にオフ状態とされる前記第2MOSトランジスタと、
書き込み時に、前記ワード線のいずれかを選択し、選択ワード線に電位を与える第2ロウアドレスデコード回路とを備え、
書き込み時において、前記第2ロウデコーダは、前記負電圧供給回路が供給する負電圧を、前記第2MOSトランジスタを介して前記セレクトゲート線に印加する
ことを特徴とする(7)記載の不揮発性半導体記憶装置。
Claims (2)
- 第1導電型の第1半導体層の表面領域内に互いに離隔して形成された、第2導電型の第2乃至第5半導体層と、
前記第2半導体層上に形成された前記第1導電型の第1MOSトランジスタを含むメモリセルと、
前記第3、第4半導体層上にそれぞれ形成された前記第1導電型の第2、第3MOSトランジスタと、
前記第1MOSトランジスタのゲートと、前記第2、第3MOSトランジスタの少なくともいずれかのソースまたはドレインとを接続する第1金属配線層と、
前記第5半導体層と、前記第1金属配線層とを接続する第1コンタクトプラグと
を具備し、前記第1金属配線層は、前記第1MOSトランジスタのゲートに接続される金属配線のうちで最下層にある
ことを特徴とする不揮発性半導体記憶装置。 - 第1導電型の第1半導体層の表面領域内に互いに離隔して形成された第2導電型の第2乃至第4半導体層と、
前記第2半導体層上に形成された前記第1導電型の第1MOSトランジスタを含むメモリセルと、
前記第3、第4半導体層上にそれぞれ形成された前記第1導電型の第2、第3MOSトランジスタと、
前記第1半導体層と離隔して形成された前記第1導電型の第5半導体層と、
前記第5半導体層の表面領域内に形成された前記第2導電型の第6半導体層と、
前記第1MOSトランジスタのゲートと、前記第2、第3MOSトランジスタの少なくともいずれかのソースまたはドレインとを接続する第1金属配線層と、
前記第6半導体層と前記第1金属配線層とを接続する第2コンタクトプラグと
を具備し、前記第1金属配線層は、前記第1MOSトランジスタのゲートに接続される金属配線のうちで最下層にある
ことを特徴とする不揮発性半導体記憶装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003424327A JP4163610B2 (ja) | 2003-12-22 | 2003-12-22 | 不揮発性半導体記憶装置 |
US11/016,804 US7120057B2 (en) | 2003-12-22 | 2004-12-21 | Semiconductor memory device with a stacked gate including a floating gate and a control gate |
US11/533,051 US7505324B2 (en) | 2003-12-22 | 2006-09-19 | Semiconductor memory device with a stacked gate including a floating gate and a control gate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003424327A JP4163610B2 (ja) | 2003-12-22 | 2003-12-22 | 不揮発性半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005183769A true JP2005183769A (ja) | 2005-07-07 |
JP4163610B2 JP4163610B2 (ja) | 2008-10-08 |
Family
ID=34784556
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003424327A Expired - Fee Related JP4163610B2 (ja) | 2003-12-22 | 2003-12-22 | 不揮発性半導体記憶装置 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7120057B2 (ja) |
JP (1) | JP4163610B2 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005340833A (ja) * | 2004-05-27 | 2005-12-08 | Samsung Electronics Co Ltd | バイト単位で消去されるeeprom素子及びその製造方法 |
JP2007189204A (ja) * | 2005-12-13 | 2007-07-26 | Matsushita Electric Ind Co Ltd | 半導体記憶装置及びその製造方法 |
JP2009272552A (ja) * | 2008-05-09 | 2009-11-19 | Renesas Technology Corp | 半導体装置 |
US7670904B2 (en) | 2006-10-02 | 2010-03-02 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method for fabricating the same |
WO2011064866A1 (ja) * | 2009-11-26 | 2011-06-03 | 富士通セミコンダクター株式会社 | 不揮発性半導体記憶装置及びその消去方法 |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4163610B2 (ja) * | 2003-12-22 | 2008-10-08 | 株式会社東芝 | 不揮発性半導体記憶装置 |
KR100739925B1 (ko) * | 2005-04-18 | 2007-07-16 | 주식회사 하이닉스반도체 | 플라즈마 전하로 인한 손상을 방지하는 비휘발성메모리소자 |
JP4592580B2 (ja) * | 2005-12-19 | 2010-12-01 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US20090003074A1 (en) * | 2006-03-30 | 2009-01-01 | Catalyst Semiconductor, Inc. | Scalable Electrically Eraseable And Programmable Memory (EEPROM) Cell Array |
US7547944B2 (en) * | 2006-03-30 | 2009-06-16 | Catalyst Semiconductor, Inc. | Scalable electrically eraseable and programmable memory (EEPROM) cell array |
JP2008047219A (ja) * | 2006-08-16 | 2008-02-28 | Toshiba Corp | Nand型フラッシュメモリ |
US8139408B2 (en) | 2006-09-05 | 2012-03-20 | Semiconductor Components Industries, L.L.C. | Scalable electrically eraseable and programmable memory |
US8750041B2 (en) | 2006-09-05 | 2014-06-10 | Semiconductor Components Industries, Llc | Scalable electrically erasable and programmable memory |
US8564041B2 (en) | 2006-10-20 | 2013-10-22 | Advanced Micro Devices, Inc. | Contacts for semiconductor devices |
CN102067235A (zh) * | 2008-05-07 | 2011-05-18 | 奈米闪芯积体电路有限公司 | 以nand为基础的nmos nor闪存单元,以nand为基础的nmos nor闪存阵列及该单元和该阵列的形成方法 |
US8072811B2 (en) | 2008-05-07 | 2011-12-06 | Aplus Flash Technology, Inc, | NAND based NMOS NOR flash memory cell, a NAND based NMOS NOR flash memory array, and a method of forming a NAND based NMOS NOR flash memory array |
US8120966B2 (en) * | 2009-02-05 | 2012-02-21 | Aplus Flash Technology, Inc. | Method and apparatus for management of over-erasure in NAND-based NOR-type flash memory |
JP2010272649A (ja) * | 2009-05-20 | 2010-12-02 | Panasonic Corp | 半導体装置及びその製造方法 |
US8551841B2 (en) * | 2012-01-06 | 2013-10-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | IO ESD device and methods for forming the same |
US9018691B2 (en) * | 2012-12-27 | 2015-04-28 | Ememory Technology Inc. | Nonvolatile memory structure and fabrication method thereof |
KR20160023183A (ko) * | 2014-08-21 | 2016-03-03 | 에스케이하이닉스 주식회사 | 플래시 메모리 소자 |
US10642513B2 (en) | 2015-09-11 | 2020-05-05 | Sandisk Technologies Llc | Partially de-centralized latch management architectures for storage devices |
US10025532B2 (en) | 2015-09-11 | 2018-07-17 | Sandisk Technologies Llc | Preserving read look ahead data in auxiliary latches |
CN105655378A (zh) * | 2016-01-04 | 2016-06-08 | 京东方科技集团股份有限公司 | 一种阵列基板和oled显示面板、制备方法及显示装置 |
US10276457B2 (en) * | 2017-03-29 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for measuring charge accumulation in fabrication process of semiconductor device and method for fabricating semiconductor device |
FR3070537A1 (fr) * | 2017-08-28 | 2019-03-01 | Stmicroelectronics (Rousset) Sas | Memoire non-volatile a encombrement restreint |
CN111508954A (zh) * | 2020-04-28 | 2020-08-07 | 上海华力集成电路制造有限公司 | 一种基于fdsoi工艺平台的保护二极管结构及其制作方法 |
US11616054B2 (en) * | 2020-05-08 | 2023-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate structure for semiconductor devices |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69326749T2 (de) * | 1993-02-17 | 2000-05-11 | St Microelectronics Srl | Nichtflüchtiger Speicher mit Schutzdiode |
KR970005644B1 (ko) * | 1994-09-03 | 1997-04-18 | 삼성전자 주식회사 | 불휘발성 반도체 메모리장치의 멀티블럭 소거 및 검증장치 및 그 방법 |
US6005797A (en) * | 1998-03-20 | 1999-12-21 | Micron Technology, Inc. | Latch-up prevention for memory cells |
JP3271614B2 (ja) | 1999-05-17 | 2002-04-02 | 日本電気株式会社 | 半導体装置 |
KR100304710B1 (ko) * | 1999-08-30 | 2001-11-01 | 윤종용 | 셀 어레이 영역내에 벌크 바이어스 콘택 구조를 구비하는 비휘발성 메모리소자 |
TW511270B (en) * | 2001-10-18 | 2002-11-21 | Vanguard Int Semiconduct Corp | Diode structure having high electrostatic discharge protection capability and its electrostatic discharge protection circuit design |
JP4163610B2 (ja) * | 2003-12-22 | 2008-10-08 | 株式会社東芝 | 不揮発性半導体記憶装置 |
-
2003
- 2003-12-22 JP JP2003424327A patent/JP4163610B2/ja not_active Expired - Fee Related
-
2004
- 2004-12-21 US US11/016,804 patent/US7120057B2/en active Active
-
2006
- 2006-09-19 US US11/533,051 patent/US7505324B2/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005340833A (ja) * | 2004-05-27 | 2005-12-08 | Samsung Electronics Co Ltd | バイト単位で消去されるeeprom素子及びその製造方法 |
JP2007189204A (ja) * | 2005-12-13 | 2007-07-26 | Matsushita Electric Ind Co Ltd | 半導体記憶装置及びその製造方法 |
US7670904B2 (en) | 2006-10-02 | 2010-03-02 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method for fabricating the same |
JP2009272552A (ja) * | 2008-05-09 | 2009-11-19 | Renesas Technology Corp | 半導体装置 |
WO2011064866A1 (ja) * | 2009-11-26 | 2011-06-03 | 富士通セミコンダクター株式会社 | 不揮発性半導体記憶装置及びその消去方法 |
US8649226B2 (en) | 2009-11-26 | 2014-02-11 | Fujitsu Semiconductor Limited | Nonvolatile semiconductor memory device and erasing method of nonvolatile semiconductor memory device |
JP5429305B2 (ja) * | 2009-11-26 | 2014-02-26 | 富士通セミコンダクター株式会社 | 不揮発性半導体記憶装置及びその消去方法 |
Also Published As
Publication number | Publication date |
---|---|
US20050195636A1 (en) | 2005-09-08 |
US7120057B2 (en) | 2006-10-10 |
JP4163610B2 (ja) | 2008-10-08 |
US20070020852A1 (en) | 2007-01-25 |
US7505324B2 (en) | 2009-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4163610B2 (ja) | 不揮発性半導体記憶装置 | |
JP3947135B2 (ja) | 不揮発性半導体記憶装置 | |
US7623384B2 (en) | Nonvolatile semiconductor memory | |
JP4068781B2 (ja) | 半導体集積回路装置および半導体集積回路装置の製造方法 | |
US7518921B2 (en) | Semiconductor memory device which includes memory cell having charge accumulation layer and control gate | |
KR100676349B1 (ko) | 부유 게이트와 제어 게이트를 포함하는 적층 게이트를 갖는반도체 기억 장치 및 그 제조 방법 | |
JP5491741B2 (ja) | 半導体記憶装置 | |
US20040232472A1 (en) | Nonvolatile semiconductor memory and method of manufacturing the same | |
TWI654718B (zh) | 半導體裝置的製造方法 | |
JP4223859B2 (ja) | 不揮発性半導体記憶装置 | |
JP4256222B2 (ja) | 不揮発性半導体記憶装置 | |
JPH1187660A (ja) | 不揮発性半導体記憶装置 | |
JP2001102553A (ja) | 半導体装置、その駆動方法および製造方法 | |
US8036038B2 (en) | Semiconductor memory device | |
US7876619B2 (en) | Nonvolatile semiconductor memory device | |
JP4398541B2 (ja) | 不揮発性半導体メモリ | |
CN111341756B (zh) | 半导体存储装置 | |
JP2007123917A (ja) | 半導体集積回路装置の製造方法 | |
JP2005260253A (ja) | 半導体集積回路装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051206 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080710 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080722 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080724 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110801 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4163610 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110801 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110801 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120801 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120801 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130801 Year of fee payment: 5 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |