JP2005130185A5 - - Google Patents

Download PDF

Info

Publication number
JP2005130185A5
JP2005130185A5 JP2003363461A JP2003363461A JP2005130185A5 JP 2005130185 A5 JP2005130185 A5 JP 2005130185A5 JP 2003363461 A JP2003363461 A JP 2003363461A JP 2003363461 A JP2003363461 A JP 2003363461A JP 2005130185 A5 JP2005130185 A5 JP 2005130185A5
Authority
JP
Japan
Prior art keywords
output
semiconductor integrated
integrated circuit
logic signal
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003363461A
Other languages
English (en)
Japanese (ja)
Other versions
JP4057990B2 (ja
JP2005130185A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2003363461A priority Critical patent/JP4057990B2/ja
Priority claimed from JP2003363461A external-priority patent/JP4057990B2/ja
Priority to US10/865,923 priority patent/US7193430B2/en
Publication of JP2005130185A publication Critical patent/JP2005130185A/ja
Publication of JP2005130185A5 publication Critical patent/JP2005130185A5/ja
Application granted granted Critical
Publication of JP4057990B2 publication Critical patent/JP4057990B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2003363461A 2003-10-23 2003-10-23 半導体集積回路装置 Expired - Fee Related JP4057990B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2003363461A JP4057990B2 (ja) 2003-10-23 2003-10-23 半導体集積回路装置
US10/865,923 US7193430B2 (en) 2003-10-23 2004-06-14 Semiconductor integrated circuit device with filter circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003363461A JP4057990B2 (ja) 2003-10-23 2003-10-23 半導体集積回路装置

Publications (3)

Publication Number Publication Date
JP2005130185A JP2005130185A (ja) 2005-05-19
JP2005130185A5 true JP2005130185A5 (enExample) 2005-11-24
JP4057990B2 JP4057990B2 (ja) 2008-03-05

Family

ID=34510042

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003363461A Expired - Fee Related JP4057990B2 (ja) 2003-10-23 2003-10-23 半導体集積回路装置

Country Status (2)

Country Link
US (1) US7193430B2 (enExample)
JP (1) JP4057990B2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7409659B2 (en) * 2004-11-12 2008-08-05 Agere Systems Inc. System and method for suppressing crosstalk glitch in digital circuits
JP4670675B2 (ja) * 2006-02-16 2011-04-13 ソニー株式会社 電荷転送部の駆動回路及び電荷転送部の駆動方法
US8997255B2 (en) * 2006-07-31 2015-03-31 Inside Secure Verifying data integrity in a data storage device
US8352752B2 (en) * 2006-09-01 2013-01-08 Inside Secure Detecting radiation-based attacks
US20080061843A1 (en) * 2006-09-11 2008-03-13 Asier Goikoetxea Yanci Detecting voltage glitches
US7616926B2 (en) * 2006-12-27 2009-11-10 Sun Microsystems, Inc. Conductive DC biasing for capacitively coupled on-chip drivers
JP4412507B2 (ja) 2007-10-03 2010-02-10 Ｎｅｃエレクトロニクス株式会社 半導体回路
US9342089B2 (en) * 2014-04-25 2016-05-17 Texas Instruments Deutschland Gmbh Verification of bandgap reference startup
US10044362B2 (en) * 2014-06-19 2018-08-07 Texas Instruments Incorporated Complementary current reusing preamp for operational amplifier
CN116827330B (zh) * 2022-12-12 2024-03-12 南京微盟电子有限公司 强抗干扰通讯端口电路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3321306B2 (ja) 1994-06-23 2002-09-03 株式会社東芝 遅延回路
US5910730A (en) * 1996-12-13 1999-06-08 International Business Machines Corporation Digital circuit noise margin improvement
KR100252476B1 (ko) * 1997-05-19 2000-04-15 윤종용 플레이트 셀 구조의 전기적으로 소거 및 프로그램 가능한 셀들을 구비한 불 휘발성 반도체 메모리 장치및 그것의 프로그램 방법
US6812726B1 (en) * 2002-11-27 2004-11-02 Inapac Technology, Inc. Entering test mode and accessing of a packaged semiconductor device
US6366115B1 (en) * 2001-02-21 2002-04-02 Analog Devices, Inc. Buffer circuit with rising and falling edge propagation delay correction and method
KR100383262B1 (ko) * 2001-03-19 2003-05-09 삼성전자주식회사 반도체 메모리 장치 및 이 장치의 데이터 출력방법
US6750677B2 (en) * 2001-06-04 2004-06-15 Matsushita Electric Industrial Co., Ltd. Dynamic semiconductor integrated circuit
JP3950704B2 (ja) * 2002-02-21 2007-08-01 キヤノン株式会社 画像処理装置、画像処理方法、印刷制御装置、印刷制御方法、プログラム
JP2004104681A (ja) * 2002-09-12 2004-04-02 Renesas Technology Corp 入力バッファ回路

Similar Documents

Publication Publication Date Title
US8299831B2 (en) Semiconductor device
US20130194003A1 (en) Driver circuit
US20200014386A1 (en) Level shifting circuit and method
US20130222039A1 (en) Input buffer
JP6176826B2 (ja) 起動回路を有する完全相補型自己バイアス差動受信機
JP3586612B2 (ja) 遅延回路
JP2005130185A5 (enExample)
JP2001292563A5 (enExample)
TW201633706A (zh) 弛緩振盪器
KR970012752A (ko) 반도체 집적회로
JP4137339B2 (ja) 出力バッファ回路及び半導体装置
JP2003338748A (ja) スキューを減少させる入出力バッファ及び動作方法
JP4057990B2 (ja) 半導体集積回路装置
TW564593B (en) Starter circuit
US20200136595A1 (en) Schmitt trigger circuit with independent control over high and low trip points using a split architecture
JP3925710B2 (ja) パルス幅調整回路
CN104300928A (zh) 差动转单端转换器
JP6510920B2 (ja) ドライバ回路及びそれを備えたデジタルアンプ
US5734271A (en) Wideband power driver with separate setting delays of leading and trailing edges
KR20050105561A (ko) 반도체 소자의 시모스 출력 버퍼 회로
KR100666931B1 (ko) 반도체메모리소자
JP3474148B2 (ja) パワーオンリセット回路
JP3665560B2 (ja) 半導体集積回路
KR100502385B1 (ko) 고 커패시턴스 구동 고속 회전 증폭기
JP3279717B2 (ja) バス入力インタフェース回路