JP2004186174A - External electrode connector - Google Patents

External electrode connector Download PDF

Info

Publication number
JP2004186174A
JP2004186174A JP2002347708A JP2002347708A JP2004186174A JP 2004186174 A JP2004186174 A JP 2004186174A JP 2002347708 A JP2002347708 A JP 2002347708A JP 2002347708 A JP2002347708 A JP 2002347708A JP 2004186174 A JP2004186174 A JP 2004186174A
Authority
JP
Japan
Prior art keywords
metal layer
external electrode
conductor
pad
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002347708A
Other languages
Japanese (ja)
Other versions
JP2004186174A5 (en
JP3996045B2 (en
Inventor
Yoshihiro Tomita
至洋 冨田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2002347708A priority Critical patent/JP3996045B2/en
Priority to US10/448,093 priority patent/US20040104113A1/en
Priority to TW092114890A priority patent/TWI223362B/en
Priority to KR1020030039681A priority patent/KR100578037B1/en
Publication of JP2004186174A publication Critical patent/JP2004186174A/en
Publication of JP2004186174A5 publication Critical patent/JP2004186174A5/ja
Application granted granted Critical
Publication of JP3996045B2 publication Critical patent/JP3996045B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D17/00—Constructional parts, or assemblies thereof, of cells for electrolytic coating
    • C25D17/10—Electrodes, e.g. composition, counter electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Electrochemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To obtain a highly conductive external electrode connector in which cracking of an external electrode underlying layer due to connection between external electrodes is unlikely to occur. <P>SOLUTION: The external electrode connector 1 comprises a first metal layer 2a, a first buffer layer 5a formed on the first metal layer 2a while being connected electrically therewith and arranged alternately with a conductor 3a and an elastic body 4a, and a second metal layer 5b formed on the first buffer layer 5a while being connected electrically therewith. Young's modulus of the elastic body 4a is smaller than those of the first metal layer 2a, the conductor 3 and the second metal layer 2b. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

【０００１】
【発明の属する技術分野】
この発明は、基板や半導体素子等の外部電極間を電気的に接続するための外部電極接続子に関するものである。
【０００２】
【従来の技術】
従来の半導体装置は、半導体素子と異方性導電フィルムとを一体的に接合した構造で、素子の外部電極である各パッドに、フィルムの導通路の端部を接合させ、フィルムを介して外部と接続していた。なお、この異方性導電フィルムは、絶縁性樹脂からなるフィルム基板中に金属導線が互いに絶縁された状態で、かつ該フィルム基板を厚み方向に貫通した状態で、導通路として複数設けられた構造であった（例えば、特許文献１参照）。
【０００３】
【特許文献１】
特開２０００‐２８６２９３号公報（第１頁、第１図）
【０００４】
【発明が解決しようとする課題】
従来の半導体装置は、絶縁性フィルム基板の厚み方向に設けられた金属性の導通路により半導体装置のパッドと外部との電気的接続を行っていたため、異方性導電フィルムの導通路とパッドやこの導通路と外部との電気的な接合面積が小さく、半導体装置のパッドと外部とが導電不良になる問題があった。また、導電不良にならないまでも、半導体装置のパッドと導通路、あるいは導通路と外部の接触抵抗が大きくなり、伝送信号劣化等の問題が生じる場合もあった。一方、半導体装置と外部間に荷重をかけて半導体装置のパッドと導通路、および導通路と外部との接触圧力をあげることによりこれらの間の導通性を高めることはできるが、この場合、この荷重により半導体装置の外部電極下地層である層間絶縁膜が割れるという問題があった。
【０００５】
この発明は上記のような問題を解決するためになされたもので、外部電極間の接続による外部電極下地層の割れが起こりにくく、導電性の良い外部電極接続子を得ることを目的とする。
【０００６】
【課題を解決するための手段】
この発明に係る外部電極接続子は、第一の金属層と、この第一の金属層上に形成されるとともにこの第一の金属層と電気的に接続され、かつ導電体と弾性体とが交互にまたは前記導電体が前記弾性体主面内部に配列された第一の緩衝層と、この第一の緩衝層上に形成され、かつこの第一の緩衝層と電気的に接続された第二の金属層を備え、前記弾性体のヤング率が、前記第一の金属層、および前記導電体、および前記第二の金属層のヤング率より小さいものである。
【０００７】
【発明の実施の形態】
実施の形態１．
図１はこの発明の実施の形態１による外部電極接続子を示す断面図（ａ）、およびそのＩ−Ｉ断面図（ｂ）である。この図に示すように、外部電極接続子１は、金等の第一の金属層２ａと、金等の導電体３ａとポリイミドやゴム等の弾性体４ａを交互に配列した第一の緩衝層５ａと、金等の第二の金属層２ｂをこの順に重ね合わせた構造である。なお、第一の金属層２ａと導電体３ａ、および導電体３ａと第二の金属層２ｂは導電状態になっている。また、弾性体４ａのヤング率は、第一の金属層２ａ、および導電体３ａ、および第二の金属層２ｂのヤング率より小さい。
【０００８】
図２は半導体素子の平面図（ａ）、そのＩＩ−ＩＩ断面図（ｂ）、およびパッド周辺部断面の拡大図（ｃ）である。半導体素子６主面には半導体素子６の外部電極であるアルミニウム等からなるパッド７が碁盤目状に配列されており、パッド開口部８を除いて表面保護膜９で覆われている。また、半導体素子６の断面は、（ｂ）または（ｃ）に示すように半導体基板１０上に外部電極下地層である層間絶縁膜１１が形成され、この層間絶縁膜１１上にパッド７が形成された構造になっている。なお、図示していないが、パッド７は層間絶縁膜１１上またはその内部に形成された内部金属配線、およびそれにつながる内部回路と電気的に接続されている。
【０００９】
図３はこの外部電極接続子を半導体素子のパッドに接続した状態を示す図（ａ）、この外部電極接続子が接続された半導体素子を実装基板に実装した状態示す図（ｂ）、および実装時のパッド周辺部の拡大図（ｃ）で、接続面に導電性接着材（図示せず）を塗布した外部電極接続子１は、パッド７の表面に形成された外部電極接続子１の第一の金属層２ａの金等がパッド７のアルミニウム等に拡散することを防ぐチタン等からなるバリアメタル１３上にボンダ−で取りつけられている。この外部電極接続子１が取りつけられた半導体素子６と実装基板１２は、接続面に導電性接着材（図示せず）を塗布した外部電極接続子１と実装基板１２上に形成された実装基板１２の外部電極である基板電極１４の位置合わせを行った後、図上下方向から荷重を加えることにより接続される。
【００１０】
また、図４はこの外部電極接続子を使って半導体素子同士を接続した状態示す図（ａ）、および接続時のパッド周辺部の拡大図（ｂ）で、半導体素子６同士も、接続面に導電性接着材（図示せず）を塗布した外部電極接続子１と、接続する２つの半導体素子６のパッド７の位置合わせを行い、図上下方向から荷重を加えることにより接続される。なお、両方の半導体素子６のパッド７表面には、実装基板への実装の場合と同じ理由でバリアメタル１３が形成されている。
【００１１】
次に外部電極接続子１の製造方法を図５および図６により説明する。図５（ａ）は外部電極接続子１を形成する前のパッド周辺部の図で、パッド７、表面保護膜９、層間絶縁膜１１だけを示してある。パッド７表面にスパッタリングによりバリアメタル１３を形成し（図５（ｂ））、次にバリアメタル１３の表面にスパッタリングにより第一の金属層２ａである金の層を形成し（図５（ｃ））、次に、第一の金属層２ａの表面にスピンコートにより弾性体４ａであるポリイミドの層を形成し（図５（ｄ））、次に、写真製版により弾性体４ａに導電体３ａを形成するための開口部１５を形成し（図６（ａ））、次にメッキにより開口部１５に導電体３ａである金を充填し（図６（ｂ））、次にスパッタリングにより第二の金属層２ｂである金の層を形成し（図６（ｃ））、次に写真製版の後エッチングにより不要な第二の金属層２ｂ、弾性体４ａ、第一の金属層２ａ、バリアメタル１３を取り除く（図６（ｄ））。ここで、図５（ｄ）〜図６（ｂ）の工程で形成された層が、第一の緩衝層５ａである。
【００１２】
なお、本実施の形態では外部電極接続子１を半導体素子６上に一体形成する方法を示しているが、外部電極接続子１を半導体素子６のパッド周辺部の代わりに凹部が角柱状の金型を土台にして上記と同様な工程で個別部品として製造し、半導体素子６のバリアメタル１３上に導電性接着材（図示せず）を用いて接合させても構わない。また、本実施の形態では第一の金属層２ａの材料がパッド７へ拡散するのを防ぐためにバリアメタル１３を形成しているが、第一の金属層２ａの材料とパッド７の材料が同じ場合や、材料拡散による問題を考慮する必要が無い場合にはバリアメタル１３は無くても構わない。
【００１３】
次にこの外部電極接続子１の効果を図３により説明する。外部電極接続子１を取りつけた半導体素子６を実装基板１２に取りつける際、図３（ｃ）の上下方向に大きな荷重がかかるが、この荷重によって弾性体４ａが図３（ｃ）の左右方向に変形して受けた荷重の一部を図３（ｃ）の左右方向に分散する。このため、パッド７および層間絶縁膜１１にかかる荷重が軽減され、層間絶縁膜１１は割れにくくなる。また、外部電極接続子１がパッド７や基板電極１４と接合する面全体が金属であるため、パッド７と基板電極１４を安定して導通させることができる。また、図４に示す半導体素子６同士の接続においても同じ原理で同様の効果が得られる。なお、本実施の形態では、外部電極として接続部の面積が小さいために導電性がとりにくく外部電極下地層である層間絶縁膜が壊れやすい半導体素子のパッドや、実装基板の基板電極を用いて外部電極接続子の効果を説明したが、発明の外部電極接続子の適用範囲はこれらに限られるものでは無く、液晶、フレキシブル基板等外部電極を有するもの全般に対する電気的接続部品として使用可能である。
【００１４】
また、実施の形態１の第１の緩衝層５ａは、導電体３ａと弾性体４ａを交互に配列しているが、図７に示すように円柱状の導電体３ａを弾性体４ａ主面内部に碁盤目状に配列しても構わない。
【００１５】
さらに、第一の金属層２ａ、導電体３ａ、弾性体４ａはそれぞれ単一の材料からなるものであっても、合金や、ポリイミドとゴムの混合体のような複数の材料からなるものでも構わない。また、第一の金属層２ａ、導電体３ａ、および第二の金属層２ｂは、同一の材料からなるものであっても、別の材料からなるものであっても構わない。
【００１６】
実施の形態２．
図８は、この発明の実施の形態２による外部電極接続子とパッド周辺部を示す断面図（ａ）、および外部電極接続子１のＩＶ−ＩＶ断面図とＶ−Ｖ断面図（ｂ）である。なお、図１ないし図７に示した実施の形態１と同一または相当部分には同一符号を付したのでその説明を省略する。この図に示すように、この実施の形態２の外部電極接続子１は、第二の金属層２ｂ上に第二の緩衝層５ｂ、第二の緩衝層５ｂ上に第三の金属層２ｃを備え、この第二の緩衝層５ｂの主面に垂直な方向において、第二の緩衝層５ｂの導電体３ｂと第一の緩衝層５ａの導電体３ａとが互いに重ならない位置に、導電体３ｂと導電体３ａとを配置する構造となっている。半導体素子同士を接続する際や、半導体素子を実装基板に実装する際の荷重が第二の緩衝層５ｂの導電体３ｂにかかるとその荷重は主として導電体３ｂ直下にかかるが、本実施の形態の場合、導電体３ｂの直下には必ず第一の緩衝層５ａの弾性体４ａが位置するため荷重をより分散し易い。
【００１７】
なお、実施の形態２の第一の緩衝層５ａと第二の緩衝層５ｂは、導電体３ａ、３ｂと弾性体４ａ、４ｂを交互に配列しているが、図９に示すように導電体３ａ、３ｂを弾性体４ａ、４ｂ主面内部に碁盤目状に配列しても構わない。また、実施の形態２の外部電極接続子１は、図５、図６に示す実施の形態１の外部電極接続子１と同じ工程で第二の金属層２ｂまでを形成した後、さらに導電体３ｂを形成する位置を第二の緩衝層５ｂの主面に垂直な方向において導電体３ａと重ならない位置に変えて図５（ｄ）〜図６（ｄ）の工程を繰り返すことにより製造することができる。
【００１８】
実施の形態３．
図１０は、この発明の実施の形態３による半導体素子のパッド周辺部を示す断面図（ａ）、このパッドの拡大図（ｂ）、およびそのＶＩＩＩ−ＶＩＩＩ断面図（ｃ）である。なお、図１ないし図７に示した実施の形態１と同一または相当部分には同一符号を付したのでその説明を省略する。実施の形態３の外部電極接続子はパッド１０７を成すものであり、第一の金属層２ａが、半導体素子６の外部電極下地層である層間絶縁膜１１およびアルミニウム等からなる内部金属配線１６上に形成されたチタン等のバリアメタル１３と接続され、第二の金属層２ｂの表面がパッド面１７となっている。
【００１９】
図１１はこの実施の形態３のパッド１０７を備えた半導体素子を実装基板に実装した状態示す図（ａ）、およびこの半導体素子同士を接続した状態を示す図（ｂ）である。図１１（ａ）に示すように、このパッド１０７を備えた半導体素子６は、パッド１０７と基板電極１４の間に導電性接着材（図示せず）を接続面に塗布した半田１８をはさみ、図上下方向から荷重を加え圧着することにより実装基板１２に実装される。また、図１１（ｂ）に示すように、半導体素子６のパッド１０７同士は、パッド１０７間に導電性接着材（図示せず）を接続面に塗布した半田１８をはさみ図上下方向から荷重を加えることにより接合される。
【００２０】
この実施の形態３の半導体素子６のパッド１０７は、パッド１０７自体が弾性体４ａを含めて構成されているため、半導体素子６のパッド１０７同士の接続や半導体素子６の実装基板１２への実装によってパッド１０７が受ける荷重を弾性体４ａが変形することによりパッド面１７と水平な方向に分散するので、層間絶縁膜１１が受けるダメージを軽減できる。また、層間絶縁膜１１のダメージは、ウエハテストにおける深針であるプローブ針（図示せず）のパッド面１７へのコンタクトによっても生じるが、この実施の形態３の半導体素子６のパッド１０７は、パッド１０７自体が荷重を分散する構造なのでウエハテストにおける層間絶縁膜１１ダメージも軽減できる。さらに、この実施の形態３のパッド１０７は、内部金属配線１６と接する面と、半田１８やプローブ針と接する面の両方が金属であるため、内部金属配線１６と半田１８間、および内部金属配線１６とプローブ針間を安定して導通状態にすることができる。なお、上記パッド構造は、既存の半導体素子製造設備を使い、図５および図６に記載した外部電極接続子の製造工程と同様の工程で製造することができる。
【００２１】
なお、この実施の形態３の半導体素子６は内部金属配線１６と第一の金属層２ａ間にバリアメタル１３を形成しているが、内部金属配線１６と第一の金属層２が同材料の場合や、それらの間の材料拡散が問題とならない場合はバリアメタル１３は無くても構わない。一方、第一の金属層２ａと導電体３ａ間の材料の拡散が問題になる場合や、導電体３ａと第二の金属層２ｂ間の材料の拡散が問題になる場合は、それぞれ第一の金属層２ａと第一の緩衝層５ａの間、第一の緩衝層５ａと第二の金属層２ｂの間にバリアメタル１３を形成すれば、それらの間の材料拡散が防止できる。
【００２２】
また、実施の形態３の半導体素子６は内部金属配線１６が層間絶縁膜１１内部形成されているため、パッド１０７が層間絶縁膜１１と内部金属配線１６の両方の上部に位置する構造になっているが、図１２に示すように内部金属配線１６を層間絶縁膜１１上に形成した場合、パッド１０７は層間絶縁膜１１上に形成され、内部金属配線１６は第一の金属層２ａの側面に接続された構造となる。
【００２３】
さらに、図８、図９に示す実施の形態２の外部電極接続子同様、第二の金属層２ｂ上に第二の緩衝層５ｂ、第二の緩衝層５ｂ上に第三の金属層２ｃを形成し、この第二の緩衝層５ｂの主面に垂直な方向において、第二の緩衝層５ｂの導電体３ｂと第一の緩衝層５ａの導電体３ａとが互いに重ならない位置に、導電体３ｂと導電体３ａとを配置する構造とすれば、実装時の層間絶縁膜１１へのダメージが一層軽減される。また、実施の形態３のパッド１０７は、導電体３ａと弾性体４ａを交互に配列しているが、図７に示す実施の形態１の外部電極接続子同様、円柱状の導電体３ａを弾性体４ａの主面内部に碁盤目状に配列しても構わない。さらに、第一の金属層２ａ、導電体３ａ、弾性体４ａはそれぞれ単一の材料からなるものであっても、合金や、ポリイミドとゴムの混合体のような複数の材料からなるものでも構わない。また、第一の金属層２ａ、導電体３ａ、および第二の金属層２ｂは、同一の材料からなるものであっても、別の材料からなるものであっても構わない。また、本実施の形態では、外部電極接続子を接続部の面積が小さいため導電性がとりにくく、外部電極下地層である層間絶縁膜１１が壊れやすい半導体素子のパッドに適用したが、この外部電極接続子を実装基板の基板電極や液晶のパッドに適用しても構わない。
【００２４】
【発明の効果】
以上のように、この発明に係る外部電極接続子は、第一の金属層と、導電体と弾性体とが交互にまたは導電体が弾性体主面内部に配列された第一の緩衝層と、第二の金属層を備え、弾性体のヤング率が、第一の金属層、および導電体、および第二の金属層のヤング率より小さいものであるため、外部電極間の接続よる外部電極下地層の割れが起こりにくい。また、外部電極間を安定して導通させることができる。
【図面の簡単な説明】
【図１】この発明の実施の形態１における外部電極接続子を示す断面図（ａ）、およびそのＩ−Ｉ断面図（ｂ）である。
【図２】半導体素子の平面図（ａ）、そのＩＩ−ＩＩ断面図（ｂ）、およびパッド周辺部断面の拡大図である。
【図３】この発明の実施の形態１における外部電極接続子を半導体素子に接続した状態を示す図（ａ）、この外部電極接続子が接続された半導体素子を実装基板に実装した状態示す図（ｂ）、および実装時のパッド周辺部の拡大図（ｃ）である。
【図４】この発明の実施の形態１における外部電極接続子により半導体素子同士を接続した状態を示す図（ａ）、および実装時のパッド周辺部の拡大図（ｂ）である。
【図５】この発明の実施の形態１における外部電極接続子の製造工程を示す図である。
【図６】この発明の実施の形態１における外部電極接続子の製造工程を示す図である
【図７】この発明の実施の形態１における別の外部電極接続子を示す断面図（ａ）、およびそのＩＩＩ−ＩＩＩ断面図（ｂ）である。
【図８】この発明の実施の形態２における外部電極接続子とパッド周辺部を示す断面図（ａ）、およびこの外部電極接続子のＩＶ−ＩＶ断面図とＶ−Ｖ断面図（ｂ）である。
【図９】この発明の実施の形態２における別の外部電極接続子とパッド周辺部を示す断面図（ａ）、およびこの外部電極接続子のＶＩ−ＶＩ断面図とＶＩＩ−ＶＩＩ断面図（ｂ）である。
【図１０】この発明の実施の形態３における半導体素子のパッド周辺部を示す断面図（ａ）、このパッドの拡大図（ｂ）、およびそのＶＩＩＩ−ＶＩＩＩ断面図（ｃ）である。
【図１１】この発明の実施の形態３におけるパッドを備えた半導体素子を実装基板に実装した状態示す図（ａ）、およびこの半導体素子同士を接続した状態を示す図（ｂ）である。
【図１２】この発明の実施の形態３における別の半導体素子のパッド周辺部を示す断面図である。
【符号の説明】
１ 外部電極接続子
２ａ 第一の金属層
２ｂ 第二の金属層
２ｃ 第三の金属層
３ａ，３ｂ 導電体
４ａ、４ｂ 弾性体
５ａ 第一の緩衝層
５ｂ 第二の緩衝層
６ 半導体素子
１１ 層間絶縁膜
１３ バリアメタル
１６ 内部金属配線
１７ パッド面
１０７ パッド[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an external electrode connector for electrically connecting external electrodes such as a substrate and a semiconductor element.
[0002]
[Prior art]
A conventional semiconductor device has a structure in which a semiconductor element and an anisotropic conductive film are integrally joined, and an end of a conductive path of the film is joined to each pad, which is an external electrode of the element, and an external device is connected via the film. Was connected. The anisotropic conductive film has a structure in which a plurality of conductive paths are provided in a state in which metal conductive wires are insulated from each other in a film substrate made of an insulating resin and penetrates the film substrate in a thickness direction. (For example, see Patent Document 1).
[0003]
[Patent Document 1]
JP 2000-286293 A (Page 1, FIG. 1)
[0004]
[Problems to be solved by the invention]
In the conventional semiconductor device, since a pad of the semiconductor device is electrically connected to the outside by a metal conductive path provided in a thickness direction of the insulating film substrate, the conductive path of the anisotropic conductive film and the pad or the like are used. There is a problem that the electrical connection area between the conduction path and the outside is small, and the pad of the semiconductor device and the outside have poor conduction. Further, even if the conduction does not become defective, the contact resistance between the pad and the conduction path of the semiconductor device or between the conduction path and the outside becomes large, which may cause a problem such as deterioration of a transmission signal. On the other hand, by applying a load between the semiconductor device and the outside and increasing the contact pressure between the pad and the conduction path of the semiconductor device and the contact path between the conduction path and the outside, it is possible to enhance the conductivity between these. There is a problem that an interlayer insulating film, which is a base layer of an external electrode of a semiconductor device, is cracked by a load.
[0005]
SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and an object of the present invention is to obtain an external electrode connector having good conductivity, in which the external electrode base layer is less likely to be cracked by connection between external electrodes.
[0006]
[Means for Solving the Problems]
The external electrode connector according to the present invention has a first metal layer, and is formed on the first metal layer and is electrically connected to the first metal layer, and includes a conductor and an elastic body. A first buffer layer in which the conductors are arranged alternately or inside the elastic body main surface, and a first buffer layer formed on the first buffer layer and electrically connected to the first buffer layer. A second metal layer, wherein the elastic body has a Young's modulus smaller than that of the first metal layer, the conductor, and the second metal layer.
[0007]
BEST MODE FOR CARRYING OUT THE INVENTION
Embodiment 1 FIG.
FIG. 1 is a cross-sectional view showing an external electrode connector according to a first embodiment of the present invention, and FIG. As shown in this figure, the external electrode connector 1 has a first buffer layer in which a first metal layer 2a such as gold, a conductor 3a such as gold and an elastic body 4a such as polyimide or rubber are alternately arranged. 5a and a second metal layer 2b such as gold are superposed in this order. Note that the first metal layer 2a and the conductor 3a and the conductor 3a and the second metal layer 2b are in a conductive state. The Young's modulus of the elastic body 4a is smaller than the Young's modulus of the first metal layer 2a, the conductor 3a, and the second metal layer 2b.
[0008]
2A is a plan view of the semiconductor device, FIG. 2B is a cross-sectional view taken along line II-II, and FIG. Pads 7 made of aluminum or the like, which are external electrodes of the semiconductor element 6, are arranged in a grid pattern on the main surface of the semiconductor element 6, and are covered with a surface protective film 9 except for the pad openings 8. The cross section of the semiconductor element 6 is such that an interlayer insulating film 11 as an external electrode base layer is formed on a semiconductor substrate 10 as shown in (b) or (c), and a pad 7 is formed on the interlayer insulating film 11. The structure has been. Although not shown, the pad 7 is electrically connected to an internal metal wiring formed on or in the interlayer insulating film 11 and an internal circuit connected thereto.
[0009]
FIG. 3A is a diagram showing a state in which the external electrode connector is connected to a pad of a semiconductor element, FIG. 3B is a diagram showing a state in which the semiconductor element to which the external electrode connector is connected is mounted on a mounting board, and FIG. In the enlarged view (c) of the peripheral portion of the pad at the time, the external electrode connector 1 having a conductive adhesive (not shown) applied to the connection surface is the same as the external electrode connector 1 formed on the surface of the pad 7. It is attached by a bonder on a barrier metal 13 made of titanium or the like for preventing gold or the like of one metal layer 2a from diffusing into aluminum or the like of the pad 7. The semiconductor element 6 to which the external electrode connector 1 is attached and the mounting board 12 are formed on the external electrode connector 1 having a connection surface coated with a conductive adhesive (not shown) and the mounting board. After the positioning of the substrate electrodes 14, which are 12 external electrodes, is performed, a connection is made by applying a load from above and below in the figure.
[0010]
FIG. 4 is a diagram (a) showing a state in which semiconductor elements are connected to each other using the external electrode connector, and FIG. 4 (b) is an enlarged view of a pad peripheral portion at the time of connection. The external electrode connector 1 coated with a conductive adhesive (not shown) is aligned with the pads 7 of the two semiconductor elements 6 to be connected, and are connected by applying a load from above and below in the figure. Note that a barrier metal 13 is formed on the surface of the pad 7 of each of the semiconductor elements 6 for the same reason as in the case of mounting on a mounting substrate.
[0011]
Next, a method for manufacturing the external electrode connector 1 will be described with reference to FIGS. FIG. 5A is a view of a pad peripheral portion before the external electrode connector 1 is formed, and shows only the pad 7, the surface protection film 9, and the interlayer insulating film 11. A barrier metal 13 is formed on the surface of the pad 7 by sputtering (FIG. 5B), and then a gold layer which is the first metal layer 2a is formed on the surface of the barrier metal 13 by sputtering (FIG. 5C). Next, a polyimide layer, which is an elastic body 4a, is formed on the surface of the first metal layer 2a by spin coating (FIG. 5D), and then the conductor 3a is applied to the elastic body 4a by photolithography. An opening 15 to be formed is formed (FIG. 6A), and then the opening 15 is filled with gold, which is a conductor 3a, by plating (FIG. 6B), and then a second is formed by sputtering. A gold layer as the metal layer 2b is formed (FIG. 6 (c)), and then the unnecessary second metal layer 2b, elastic body 4a, first metal layer 2a, and barrier metal 13 are formed by etching after photolithography. Is removed (FIG. 6D). Here, the layer formed in the steps of FIG. 5D to FIG. 6B is the first buffer layer 5a.
[0012]
In this embodiment, the method of integrally forming the external electrode connector 1 on the semiconductor element 6 is shown. The individual components may be manufactured using the mold as a base in the same process as described above, and may be joined on the barrier metal 13 of the semiconductor element 6 using a conductive adhesive (not shown). Further, in the present embodiment, the barrier metal 13 is formed to prevent the material of the first metal layer 2a from diffusing to the pad 7, but the material of the first metal layer 2a and the material of the pad 7 are the same. In the case or when it is not necessary to consider the problem due to the material diffusion, the barrier metal 13 may be omitted.
[0013]
Next, the effect of the external electrode connector 1 will be described with reference to FIG. When the semiconductor element 6 to which the external electrode connector 1 is mounted is mounted on the mounting substrate 12, a large load is applied in the vertical direction in FIG. 3C, and the elastic body 4a is moved in the horizontal direction in FIG. Part of the load received by the deformation is distributed in the left-right direction in FIG. For this reason, the load applied to the pad 7 and the interlayer insulating film 11 is reduced, and the interlayer insulating film 11 is hardly broken. Further, since the entire surface where the external electrode connector 1 is bonded to the pad 7 and the substrate electrode 14 is made of metal, the pad 7 and the substrate electrode 14 can be stably conducted. The same effect can be obtained by the same principle in connection between the semiconductor elements 6 shown in FIG. Note that in this embodiment, a pad of a semiconductor element or a substrate electrode of a mounting substrate is used as an external electrode, because the area of the connection portion is small and the conductive layer is difficult to take off and the interlayer insulating film as an external electrode base layer is easily broken. Although the effects of the external electrode connector have been described, the scope of application of the external electrode connector of the present invention is not limited to these, and the present invention can be used as an electrical connection component for all devices having external electrodes such as liquid crystal and flexible substrates. .
[0014]
In the first buffer layer 5a of the first embodiment, the conductors 3a and the elastic bodies 4a are alternately arranged. However, as shown in FIG. 7, a columnar conductor 3a is formed inside the main surface of the elastic body 4a. They may be arranged in a grid pattern.
[0015]
Further, each of the first metal layer 2a, the conductor 3a, and the elastic body 4a may be made of a single material, or may be made of an alloy or a plurality of materials such as a mixture of polyimide and rubber. Absent. Further, the first metal layer 2a, the conductor 3a, and the second metal layer 2b may be formed of the same material or different materials.
[0016]
Embodiment 2 FIG.
8A and 8B are a sectional view showing an external electrode connector and a pad peripheral portion according to a second embodiment of the present invention, and a sectional view taken along line IV-IV and a sectional view taken along line VV of external electrode connector 1. is there. The same or corresponding parts as those in the first embodiment shown in FIGS. 1 to 7 are denoted by the same reference numerals, and the description thereof will be omitted. As shown in this figure, the external electrode connector 1 of the second embodiment includes a second buffer layer 5b on the second metal layer 2b and a third metal layer 2c on the second buffer layer 5b. The conductor 3b is provided at a position where the conductor 3b of the second buffer layer 5b and the conductor 3a of the first buffer layer 5a do not overlap each other in a direction perpendicular to the main surface of the second buffer layer 5b. And the conductor 3a. When a load is applied to the conductor 3b of the second buffer layer 5b when the semiconductor elements are connected to each other or when the semiconductor element is mounted on the mounting board, the load is mainly applied immediately below the conductor 3b. In this case, since the elastic body 4a of the first buffer layer 5a is always located immediately below the conductor 3b, the load can be more easily dispersed.
[0017]
Although the first buffer layer 5a and the second buffer layer 5b of the second embodiment have conductors 3a, 3b and elastic bodies 4a, 4b arranged alternately, as shown in FIG. 3a and 3b may be arranged in a grid pattern inside the main surfaces of the elastic bodies 4a and 4b. The external electrode connector 1 according to the second embodiment has the same structure as the external electrode connector 1 according to the first embodiment shown in FIGS. Manufacturing by changing the position where 3b is formed to a position that does not overlap with the conductor 3a in a direction perpendicular to the main surface of the second buffer layer 5b and repeating the steps of FIG. 5 (d) to FIG. 6 (d). Can be.
[0018]
Embodiment 3 FIG.
FIG. 10 is a sectional view (a) showing a peripheral portion of a pad of a semiconductor device according to a third embodiment of the present invention, an enlarged view (b) of this pad, and a sectional view (c) of FIG. Note that the same or corresponding parts as those in the first embodiment shown in FIGS. 1 to 7 are denoted by the same reference numerals, and description thereof will be omitted. The external electrode connector of the third embodiment forms a pad 107, and the first metal layer 2a is formed on the interlayer insulating film 11 as an external electrode base layer of the semiconductor element 6 and the internal metal wiring 16 made of aluminum or the like. The surface of the second metal layer 2b is a pad surface 17 which is connected to a barrier metal 13 made of titanium or the like.
[0019]
FIG. 11 is a diagram (a) showing a state in which a semiconductor element having the pad 107 of the third embodiment is mounted on a mounting board, and a view (b) showing a state in which the semiconductor elements are connected to each other. As shown in FIG. 11A, the semiconductor element 6 provided with the pad 107 has a solder 18 in which a conductive adhesive (not shown) is applied to the connection surface between the pad 107 and the substrate electrode 14, and It is mounted on the mounting substrate 12 by applying a load from above and below in the figure and crimping. Further, as shown in FIG. 11B, the pads 107 of the semiconductor element 6 are sandwiched between the pads 107 by a solder 18 coated with a conductive adhesive (not shown) on the connection surface, and a load is applied from above and below in the drawing. It is joined by adding.
[0020]
Since the pad 107 of the semiconductor element 6 according to the third embodiment includes the elastic body 4a, the pad 107 itself is connected to the pad 107 of the semiconductor element 6 and mounted on the mounting substrate 12 of the semiconductor element 6. As a result, the load applied to the pad 107 is dispersed in the direction parallel to the pad surface 17 by deforming the elastic body 4a, so that damage to the interlayer insulating film 11 can be reduced. Although damage to the interlayer insulating film 11 is also caused by contact of a probe needle (not shown), which is a deep needle in a wafer test, with the pad surface 17, the pad 107 of the semiconductor element 6 according to the third embodiment has Since the pad 107 itself has a structure for dispersing the load, damage to the interlayer insulating film 11 in a wafer test can be reduced. Further, the pad 107 according to the third embodiment has both a surface in contact with the internal metal wiring 16 and a surface in contact with the solder 18 and the probe needle. 16 and the probe needle can be stably conducted. The above-mentioned pad structure can be manufactured by the same process as the process of manufacturing the external electrode connector shown in FIGS. 5 and 6 using existing semiconductor device manufacturing equipment.
[0021]
Although the semiconductor element 6 of the third embodiment has the barrier metal 13 formed between the internal metal wiring 16 and the first metal layer 2a, the internal metal wiring 16 and the first metal layer 2 are made of the same material. In cases where the material diffusion between them is not a problem, the barrier metal 13 may be omitted. On the other hand, when diffusion of a material between the first metal layer 2a and the conductor 3a becomes a problem or when diffusion of a material between the conductor 3a and the second metal layer 2b becomes a problem, If the barrier metal 13 is formed between the metal layer 2a and the first buffer layer 5a and between the first buffer layer 5a and the second metal layer 2b, material diffusion between them can be prevented.
[0022]
The semiconductor element 6 of the third embodiment has a structure in which the pad 107 is located above both the interlayer insulating film 11 and the internal metal wiring 16 because the internal metal wiring 16 is formed inside the interlayer insulating film 11. However, when the internal metal wiring 16 is formed on the interlayer insulating film 11 as shown in FIG. 12, the pad 107 is formed on the interlayer insulating film 11, and the internal metal wiring 16 is formed on the side of the first metal layer 2a. The structure is connected.
[0023]
Further, like the external electrode connector of the second embodiment shown in FIGS. 8 and 9, a second buffer layer 5b is provided on the second metal layer 2b, and a third metal layer 2c is provided on the second buffer layer 5b. In the direction perpendicular to the main surface of the second buffer layer 5b, the conductor 3b of the second buffer layer 5b and the conductor 3a of the first buffer layer 5a are positioned so as not to overlap each other. With the structure in which 3b and conductor 3a are arranged, damage to interlayer insulating film 11 during mounting is further reduced. In the pad 107 of the third embodiment, the conductors 3a and the elastic members 4a are alternately arranged. However, like the external electrode connector of the first embodiment shown in FIG. It may be arranged in a grid pattern inside the main surface of the body 4a. Further, each of the first metal layer 2a, the conductor 3a, and the elastic body 4a may be made of a single material, or may be made of an alloy or a plurality of materials such as a mixture of polyimide and rubber. Absent. Further, the first metal layer 2a, the conductor 3a, and the second metal layer 2b may be formed of the same material or different materials. Further, in this embodiment, the external electrode connector is applied to the pad of the semiconductor element in which the area of the connection portion is small and thus it is difficult to obtain conductivity and the interlayer insulating film 11 as the external electrode base layer is easily broken. The electrode connector may be applied to a substrate electrode of a mounting substrate or a liquid crystal pad.
[0024]
【The invention's effect】
As described above, the external electrode connector according to the present invention includes the first metal layer, the first buffer layer in which the conductor and the elastic body are alternately arranged or the conductor is arranged inside the elastic body main surface. , The second metal layer, the Young's modulus of the elastic body is smaller than the first metal layer, the conductor, and the Young's modulus of the second metal layer, the external electrode by the connection between the external electrodes The underlayer is less likely to crack. Further, it is possible to stably conduct between the external electrodes.
[Brief description of the drawings]
FIG. 1A is a sectional view showing an external electrode connector according to a first embodiment of the present invention, and FIG.
2A is a plan view of the semiconductor device, FIG. 2B is a cross-sectional view taken along line II-II, and FIG.
FIG. 3A is a diagram illustrating a state in which an external electrode connector according to Embodiment 1 of the present invention is connected to a semiconductor element, and is a diagram illustrating a state in which the semiconductor element to which the external electrode connector is connected is mounted on a mounting board; (B) and an enlarged view (c) of a pad peripheral portion at the time of mounting.
4A is a diagram showing a state in which semiconductor elements are connected to each other by external electrode connectors according to the first embodiment of the present invention, and FIG. 4B is an enlarged view of a pad peripheral portion during mounting;
FIG. 5 is a diagram showing a manufacturing process of the external electrode connector according to the first embodiment of the present invention.
FIG. 6 is a view showing a manufacturing process of the external electrode connector according to the first embodiment of the present invention; FIG. 7 is a cross-sectional view showing another external electrode connector according to the first embodiment of the present invention; And a III-III sectional view thereof (b).
8A is a sectional view showing an external electrode connector and a peripheral portion of a pad according to a second embodiment of the present invention, and FIG. 8B is a sectional view taken along line IV-IV and VV of FIG. is there.
9A is a cross-sectional view showing another external electrode connector and a peripheral portion of a pad according to the second embodiment of the present invention, and FIG. 9B is a cross-sectional view of the external electrode connector taken along lines VI-VI and VII-VII. ).
FIGS. 10A and 10B are a sectional view showing a peripheral portion of a pad of a semiconductor device according to a third embodiment of the present invention, an enlarged view of the pad, and a sectional view taken along line VIII-VIII of FIG.
FIGS. 11A and 11B show a state in which a semiconductor element having a pad according to Embodiment 3 of the present invention is mounted on a mounting board, and a state in which the semiconductor elements are connected to each other; FIG.
FIG. 12 is a sectional view showing a pad peripheral portion of another semiconductor element according to the third embodiment of the present invention;
[Explanation of symbols]
Reference Signs List 1 external electrode connector 2a first metal layer 2b second metal layer 2c third metal layer 3a, 3b conductor 4a, 4b elastic member 5a first buffer layer 5b second buffer layer 6 semiconductor element 11 interlayer Insulating film 13 Barrier metal 16 Internal metal wiring 17 Pad surface 107 Pad

Claims (4)

外部電極間を接続する外部電極接続子であって、第一の金属層と、この第一の金属層上に形成されるとともにこの第一の金属層と電気的に接続され、かつ導電体と弾性体とが交互にまたは前記導電体が前記弾性体主面内部に配列された第一の緩衝層と、この第一の緩衝層上に形成され、かつこの第一の緩衝層と電気的に接続された第二の金属層を備え、前記弾性体のヤング率が、前記第一の金属層、および前記導電体、および前記第二の金属層のヤング率より小さいことを特徴とする外部電極接続子。An external electrode connector for connecting between external electrodes, the first metal layer, formed on the first metal layer and electrically connected to the first metal layer, and a conductor A first buffer layer in which elastic bodies are alternately arranged or the conductors are arranged inside the main surface of the elastic body, and formed on the first buffer layer, and electrically connected to the first buffer layer. An external electrode comprising a connected second metal layer, wherein the Young's modulus of the elastic body is smaller than the Young's modulus of the first metal layer, the conductor, and the second metal layer. Connector. 第二の金属層上に形成され、この第二の金属層と電気的に接続されるとともに導電体と弾性体とが交互にまたは前記導電体が前記弾性体主面内部に配列された第二の緩衝層と、この第二の緩衝層上に形成され、かつこの第二の緩衝層と電気的に接続された第三の金属層を備え、前記第二の緩衝層の主面に垂直な方向において第一の緩衝層の導電体と前記第二の緩衝層の前記導電体とが互いに重ならない位置に、前記第一の緩衝層の前記導電体と前記第二の緩衝層の前記導電体が配置されることを特徴とする請求項１記載の外部電極接続子。A second metal layer is formed on the second metal layer and electrically connected to the second metal layer, and the conductor and the elastic body are alternately arranged or the conductor is arranged inside the elastic body main surface. And a third metal layer formed on the second buffer layer and electrically connected to the second buffer layer, wherein the third metal layer is perpendicular to the main surface of the second buffer layer. In a direction, the conductor of the first buffer layer and the conductor of the second buffer layer are located at positions where the conductor of the first buffer layer and the conductor of the second buffer layer do not overlap each other. The external electrode connector according to claim 1, wherein 外部電極が内部金属配線であって、この内部金属配線と第一の金属層が接続され、表面がパッド面を形成することを特徴とする請求項１または請求項２記載の外部電極接続子。3. The external electrode connector according to claim 1, wherein the external electrode is an internal metal wiring, the internal metal wiring is connected to the first metal layer, and the surface forms a pad surface. 内部金属配線と第一の金属層の間、またはこの第一の金属層と第一の緩衝層の間、またはこの第一の緩衝層と第二の金属層の間にバリアメタルを備えることを特徴とする請求項３記載の外部電極接続子。A barrier metal is provided between the internal metal wiring and the first metal layer, or between the first metal layer and the first buffer layer, or between the first buffer layer and the second metal layer. The external electrode connector according to claim 3, wherein:
JP2002347708A 2002-11-29 2002-11-29 Semiconductor device Expired - Fee Related JP3996045B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2002347708A JP3996045B2 (en) 2002-11-29 2002-11-29 Semiconductor device
US10/448,093 US20040104113A1 (en) 2002-11-29 2003-05-30 External electrode connector
TW092114890A TWI223362B (en) 2002-11-29 2003-06-02 External electrode connector
KR1020030039681A KR100578037B1 (en) 2002-11-29 2003-06-19 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002347708A JP3996045B2 (en) 2002-11-29 2002-11-29 Semiconductor device

Publications (3)

Publication Number Publication Date
JP2004186174A true JP2004186174A (en) 2004-07-02
JP2004186174A5 JP2004186174A5 (en) 2005-11-24
JP3996045B2 JP3996045B2 (en) 2007-10-24

Family

ID=32376096

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002347708A Expired - Fee Related JP3996045B2 (en) 2002-11-29 2002-11-29 Semiconductor device

Country Status (4)

Country Link
US (1) US20040104113A1 (en)
JP (1) JP3996045B2 (en)
KR (1) KR100578037B1 (en)
TW (1) TWI223362B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108780117A (en) * 2016-03-23 2018-11-09 李诺工业股份有限公司 Test jack component

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100055378A1 (en) * 2008-08-26 2010-03-04 Snu R&Db Foundation Encapsulated ionic polymer-metal composite device
US9380697B2 (en) * 2014-01-28 2016-06-28 Panasonic Intellectual Property Management Co., Ltd. Electronic device and manufacturing method for same
JP7334485B2 (en) * 2019-06-07 2023-08-29 富士電機株式会社 External connection part of semiconductor module, method for manufacturing external connection part of semiconductor module, semiconductor module, vehicle, and method for connecting external connection part and bus bar

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008300A (en) * 1974-10-15 1977-02-15 A & P Products Incorporated Multi-conductor element and method of making same
US4209481A (en) * 1976-04-19 1980-06-24 Toray Industries, Inc. Process for producing an anisotropically electroconductive sheet
US4820376A (en) * 1987-11-05 1989-04-11 American Telephone And Telegraph Company At&T Bell Laboratories Fabrication of CPI layers
US5197892A (en) * 1988-05-31 1993-03-30 Canon Kabushiki Kaisha Electric circuit device having an electric connecting member and electric circuit components
US4954878A (en) * 1989-06-29 1990-09-04 Digital Equipment Corp. Method of packaging and powering integrated circuit chips and the chip assembly formed thereby
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
US5636996A (en) * 1994-06-28 1997-06-10 The Whitaker Corporation Anisotropic interposer pad
US5529504A (en) * 1995-04-18 1996-06-25 Hewlett-Packard Company Electrically anisotropic elastomeric structure with mechanical compliance and scrub
JP2914308B2 (en) * 1996-07-16 1999-06-28 日本電気株式会社 Interposer and method for testing semiconductor device
KR100267105B1 (en) * 1997-12-09 2000-11-01 윤종용 Semiconductor device with multi-layer pad and manufacturing method
US5975922A (en) * 1998-03-09 1999-11-02 Lucent Technologies Inc. Device containing directionally conductive composite medium
US6552438B2 (en) * 1998-06-24 2003-04-22 Samsung Electronics Co. Integrated circuit bonding pads including conductive layers with arrays of unaligned spaced apart insulating islands therein and methods of forming same
US6050832A (en) * 1998-08-07 2000-04-18 Fujitsu Limited Chip and board stress relief interposer
US6854985B1 (en) * 1998-12-16 2005-02-15 Paricon Technologies Corporation Elastomeric interconnection device and methods for making same
JP2001111185A (en) * 1999-07-30 2001-04-20 Ngk Insulators Ltd Wiring substrate and printed circuit substrate using the same
JP4240724B2 (en) * 2000-01-26 2009-03-18 Ｊｓｒ株式会社 Anisotropic conductive sheet and connector
TW525273B (en) * 2002-02-07 2003-03-21 Via Tech Inc Elastomer interposer for fixing package onto printed circuit board and fabrication method thereof
US6796811B1 (en) * 2003-07-31 2004-09-28 Tyco Electronics Corporation Connector with dedicated contact regions

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108780117A (en) * 2016-03-23 2018-11-09 李诺工业股份有限公司 Test jack component
JP2019510348A (en) * 2016-03-23 2019-04-11 リーノ インダストリアル インコーポレイテッド Test socket assembly
US10976348B2 (en) 2016-03-23 2021-04-13 Leeno Industrial Inc. Test socket assembly
CN108780117B (en) * 2016-03-23 2021-06-01 李诺工业股份有限公司 Test socket assembly

Also Published As

Publication number Publication date
US20040104113A1 (en) 2004-06-03
KR100578037B1 (en) 2006-05-11
KR20040047532A (en) 2004-06-05
TWI223362B (en) 2004-11-01
JP3996045B2 (en) 2007-10-24
TW200409256A (en) 2004-06-01

Similar Documents

Publication Publication Date Title
TW571373B (en) Semiconductor device, circuit substrate, and electronic machine
US6744122B1 (en) Semiconductor device, method of manufacture thereof, circuit board, and electronic device
TWI257675B (en) A semiconductor device and the fabrication thereof
JP2004343030A (en) Wiring circuit board, manufacturing method thereof, circuit module provided with this wiring circuit board
JP2005175019A (en) Semiconductor device and multilayer semiconductor device
TWI287822B (en) Film substrate and its manufacturing method
JP2006060128A (en) Semiconductor device
TW200425358A (en) Wafer level package method and chip packaged by this method
KR100659447B1 (en) Semiconductor chip, semiconductor device, method for producing semiconductor device, and electronic equipment
JP4070470B2 (en) Multilayer circuit board for semiconductor device, manufacturing method thereof, and semiconductor device
JP2005191541A (en) Semiconductor device, semiconductor chip, manufacturing method of the semiconductor device, and electronic apparatus
JP2001358169A (en) Semiconductor device
JP2008288544A (en) Gold bump without depression for drive ic
JP2007005357A (en) Method of manufacturing semiconductor device
JP3996045B2 (en) Semiconductor device
KR100225398B1 (en) Bonding structure of semiconductor bump and its method
KR20010028498A (en) conductor and flip chip structure having the same
JPH08330469A (en) Wiring board for semiconductor device, and its manufacture
JP2010251392A (en) Mounting structure, circuit board, method of manufacturing mounting structure, electrooptical device, and electronic equipment
JP2001217245A (en) Electronic component and its manufacturing method
JP2000002746A (en) Probe structure
JP4938346B2 (en) Semiconductor device and manufacturing method thereof
TW200945460A (en) Chip structure and forming method thereof
JP4280907B2 (en) Semiconductor device and manufacturing method thereof
TWI220932B (en) Modular probe head

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051011

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051011

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20051011

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070425

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070508

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070705

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070731

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070801

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100810

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100810

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110810

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110810

Year of fee payment: 4

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110810

Year of fee payment: 4

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120810

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120810

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130810

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees