US20040104113A1 - External electrode connector - Google Patents

External electrode connector Download PDF

Info

Publication number
US20040104113A1
US20040104113A1 US10/448,093 US44809303A US2004104113A1 US 20040104113 A1 US20040104113 A1 US 20040104113A1 US 44809303 A US44809303 A US 44809303A US 2004104113 A1 US2004104113 A1 US 2004104113A1
Authority
US
United States
Prior art keywords
metal layer
external electrode
metal
layer
buffer layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/448,093
Inventor
Yoshihiro Tomita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Assigned to RENESAS TECHNOLOGY CORP. reassignment RENESAS TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TOMITA, YOSHIHIRO
Publication of US20040104113A1 publication Critical patent/US20040104113A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D17/00Constructional parts, or assemblies thereof, of cells for electrolytic coating
    • C25D17/10Electrodes, e.g. composition, counter electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

Definitions

  • the invention relates to an external electrode connector to be used for electrically connecting together external electrodes of a substrate, and those of a semiconductor element, or the like.
  • a conventional semiconductor device is formed by integrally bonding together a semiconductor element and an anisotropic conductive film. Ends of conduction channels of the film are connected to respective pads formed from external electrodes of the element. Thus, the pads are connected to the outside by way of the film.
  • the anisotropic conductive film has a construction such that a plurality of metal conductors are isolated from each other in a film substrate formed from insulating resin and provided in the form of conduction channels while penetrating through the film substrate in the thicknesswise direction thereof (as described in, e.g., JP-A-2000-286293).
  • the contact pressure developing between the pads of the semiconductor device and the conduction channels and that developing between the conduction channels and the outside are increased by posing load between the semiconductor device and the outside, thereby enhancing the conductivity therebetween.
  • the invention has been conceived to solve the problem and is aimed at providing an external electrode connector which exhibits superior conductivity and is less likely to cause a fracture in a base layer of an external electrode, which would otherwise be caused by connection between external electrodes.
  • an external electrode connector connects together external electrodes.
  • the external electrode comprises a first metal layer, a first buffer layer and a second metal layer.
  • the first buffer layer is formed on the first metal layer and electrically connected to the first metal layer.
  • Conductors and elastic bodies are alternately provided or the conductors are arranged within a principal plane of the elastic body in the first buffer layer.
  • the second metal layer is formed on the first buffer layer and electrically connected to the first buffer layer.
  • the elastic body is lower in Young's modulus than the first metal layer, the conductor, and the second metal layer.
  • FIG. 1 shows the external electrode connector according to a first embodiment of the invention.
  • FIG. 2 shows the semiconductor element
  • FIG. 3 shows the external electrode connector according to a first embodiment of the invention, connected to one of the pads of the semiconductor element.
  • FIG. 4 shows that semiconductor elements are connected together by means of the external electrode connector according to a first embodiment of the invention.
  • FIG. 5 shows the formation process of the external electrode connector according to a first embodiment of the invention.
  • FIG. 6 shows the formation process of the external electrode connector according to a first embodiment of the invention.
  • FIG. 7 shows the other external electrode connector according to a first embodiment of the invention.
  • FIG. 8 shows the external electrode connector according to a second embodiment of the invention.
  • FIG. 9 shows the other external electrode connector according to a second embodiment of the invention.
  • FIG. 10 shows that semiconductor elements are connected together by means of the external electrode connector according to a second embodiment of the invention.
  • FIG. 11 shows the external electrode connector according to a second embodiment of the invention, connected to one of the pads of the semiconductor element.
  • FIG. 12 shows the other external electrode connector according to a third embodiment of the invention.
  • FIG. 1A is a cross-sectional view showing an external electrode connector 1 according to a first embodiment of the invention
  • FIG. 1B is a cross-sectional view of the external electrode connector 1 taken along line I-I.
  • each of the external electrode connectors 1 is formed by stacking, in the sequence given, a first metal layer 2 a formed from gold or the like; a first buffer layer 5 a formed by alternately arranging a conductor member 3 a formed from gold or the like and an elastic body 4 a formed from polyimide or rubber; and a second metal layer 2 b formed from gold or the like.
  • the first metal layer 2 a and the conductor 3 a remain in a conductive state, and the conductor 3 a and the second metal layer 2 b also remain in a conductive state.
  • the elastic body 4 a is lower in Young's modulus than the first metal layer 2 a , the conductor 3 a , and the second metal layer 2 b.
  • FIG. 2A is a plan view of a semiconductor element
  • FIG. 2B is a cross-sectional view taken along line II-II
  • FIG. 2C is an enlarged cross sectional view of a periphery of a pad.
  • Pads 7 each constituting an external electrode of a semiconductor element 6 and being formed from aluminum or the like, are arranged on the principal plane of the semiconductor element 6 in a lattice of uniform squares. The principal plane is covered with a protective surface film 9 , except at pad openings 8 . As shown in FIG.
  • the cross section of the semiconductor element 6 is formed by forming an interlayer dielectric film 11 which is to serve as an external electrode base layer on the semiconductor substrate 10 , and forming the pads 7 on the interlayer dielectric film 11 .
  • the pads 7 are electrically connected to internal metal interconnections formed on or in the interlayer dielectric film 11 as well as to an internal circuit.
  • FIG. 3A is a view showing that the external electrode connector 1 is connected to one of the pads of the semiconductor element;
  • FIG. 3B is a view showing that the semiconductor element connected to the external electrode connector 1 is mounted on a mount board 12 ;
  • FIG. 3C is an enlarged view showing the periphery of the pads when the semiconductor element is mounted on the mount board.
  • the external electrode connector 1 whose connection surface is coated with a conductive adhesive (not shown) is bonded onto barrier metal 13 which is formed from titanium or the like on the surface of each pad 7 and prevents diffusion of metal of the first metal layer 2 a of the external electrode connector 1 into aluminum or the like of the pad 7 .
  • the semiconductor element 6 on which the external electrode connectors 1 are mounted—and the mount board 12 are connected together, by means of aligning the external electrode connectors 1 whose connection surfaces are coated with the conductive adhesive (not shown) with board electrodes 14 , and applying load in the vertical direction of the drawing, wherein the board electrodes 14 are formed on the mount board 12 and serve as external electrodes of the mount board 12 .
  • FIG. 4A shows that semiconductor elements are connected together by means of the external electrode connector.
  • FIG. 4B is an enlarged view of a periphery of one pad when the semiconductor elements are connected together.
  • the semiconductor elements 6 are connected together by application of load in the vertical direction of the drawing, by means of aligning the external electrode connectors 1 whose connection surfaces are coated with a conductive adhesive (not shown) with the pads 7 of both the semiconductor elements 6 .
  • Barrier metal 13 is formed on the surface of each of the pads 7 of the semiconductor elements 6 , for the same reason as in the case where the semiconductor element 6 is mounted on the mount board.
  • FIG. 5A is a view of the periphery of a pad before formation of the external electrode connectors 1 , showing only the pad 7 , the surface protective film 9 , and the interlayer dielectric film 11 .
  • the barrier metal 13 is formed on the surface of the pad 7 by means of sputtering (FIG. 5B).
  • a metal layer which is to become the first metal layer 2 a is formed on the surface of the barrier metal 13 by means of sputtering (FIG. 5C).
  • a polyimide layer which is to serve as the resilient member 4 a is formed on the surface of the first metal layer 2 a by means of spin coating (FIG.
  • Opening sections 15 to be used for forming the conductor member 3 a in the elastic body 4 a are formed by means of photolithography (FIG. 6A). By means of plating, the opening sections 15 are filled with gold, which is to act as the conductor member 3 a (FIG. 6B). A gold layer which is to act as the second metal layer 2 b is formed by means of sputtering (FIG. 6C). After photolithography, unnecessary portions of the second metal layer 2 b , those of the elastic body 4 a , those of the first metal layer 2 a , and those of the barrier metal 13 are eliminated by means of etching (FIG. 6D).
  • layers formed through the processes shown in FIGS. 5D to 6 B constitute the first buffer layer 5 a.
  • the embodiment shows a method for forming the external electrode connectors 1 integrally on the semiconductor element 6 .
  • the external electrode connectors 1 may be manufactured as individual parts through processes similar to the above-described processes while molds having prismatic recesses therein are used as a base.
  • the individual external electrode connectors 1 may be bonded to the areas on the semiconductor element 6 occupied by the barrier metal 13 , through use of a conductive adhesive (not shown).
  • the barrier metal 13 is formed in order to prevent diffusion of material of the first metal layer 2 a into the pads 7 .
  • the barrier metal 13 may be eliminated.
  • each of the external electrode connectors 1 the entire surface of each of the external electrode connectors 1 , the surface being bonded to the corresponding pad 7 and the corresponding board electrode 14 , is formed from metal. Therefore, the pads 7 and the board electrodes 14 can be stably and electrically connected together. The same effect can be achieved on the same principle even when the semiconductor elements 6 are connected together as shown in FIGS. 4A and 4B.
  • the embodiment has described the effect of the external electrode connector 1 , through use of the pads of the semiconductor element—in which connection sections serving as external electrodes occupy small areas and in which an interlayer dielectric film serving as external electrode base layer is susceptible to fracture—and board electrodes of the mount board.
  • the field of application of the external electrode connector 1 of the invention is not limited to this embodiment.
  • the external electrode connector 1 can be used as an electrical connection part for general components having external electrodes, such as liquid-crystal boards and flexible boards.
  • the conductors 3 a and the elastic bodies 4 a are arranged one after another.
  • columnar conductors 3 a may be arranged in a lattice of uniform squares within the principal plane of the elastic body 4 a.
  • the first metal layer 2 a , the conductor 3 a , and the elastic body 4 a may each be formed from a single material or a plurality of materials such as an alloy or a mixed body consisting of polyimide and rubber.
  • the first metal layer 2 a , the conductor 3 a , and the second metal layer 2 b may be formed from the same material or different materials.
  • FIG. 8A is a cross-sectional view showing an external electrode connector 1 and the periphery of the pad 7 according to a second embodiment of the invention
  • FIG. 8B is a cross-sectional view of the external electrode connector 1 when taken along line IV-IV and line V-V.
  • Those elements which are identical with or correspond to those described in connection with the first embodiment shown in FIGS. 1A through 7B are assigned the same reference numerals, and repetition of their explanations is omitted.
  • the external electrode connector 1 comprises a second buffer layer 5 b provided on the second metal layer 2 b ; a third metal layer 2 c provided on the second buffer layer 5 b ; and conductors 3 a , 3 b , wherein the conductors 3 a of the first buffer layer 5 a and the conductors 3 b of the second buffer layer 5 b do not overlap each other with reference to the direction perpendicular to the principal plane of the second buffer layer 5 b .
  • load caused by connection of semiconductor elements or by mounting a semiconductor element on a mount board is exerted on the conductors 3 b of the second buffer layer 5 b , the load is primarily exerted on areas located directly below the conductors 3 b .
  • the elastic bodies 4 a of the first buffer layer 5 a are located at positions immediately below the conductors 3 b without fail, and hence the load is more easily dispersed.
  • the conductors 3 a , 3 b and the elastic bodies 4 a , 4 b are arranged alternately.
  • the conductors 3 a , 3 b may be arranged in a lattice of uniform squares within the respective principal planes of the elastic bodies 4 a , 4 b .
  • the external electrode connectors 1 of the second embodiment can be manufactured by forming the external electrode connectors 1 up to the second metal layers 2 b through the same processes as those employed in forming the external electrode connectors 1 of the first embodiment shown in FIGS. 5A to 6 D.
  • the external electrode connectors 1 can be manufactured through repetition of processing pertaining to FIGS. 5D to 6 D.
  • FIG. 10A is a cross-sectional view showing the periphery of a pad of a semiconductor element according to a third embodiment of the invention
  • FIG. 10B is an enlarged view of the pad
  • FIG. 10C is a cross-sectional view of a buffer layer taken along line VIII-VIII.
  • Those elements which are identical with or correspond to those described in connection with the first embodiment shown in FIGS. 1A to 7 B are assigned the same reference numerals, and repetition of their explanations is omitted.
  • External electrode connectors of the third embodiment constitute pads 107 .
  • the first metal layer 2 a is connected to the barrier metal 13 formed from titanium or the like so as to extend over the interlayer dielectric film 11 , which serves as an external electrode substrate of the semiconductor element 6 , and over an internal metal interconnection 16 formed from aluminum or the like.
  • the surface of the second metal layer 2 b acts as the pad surface 17 .
  • FIG. 11A is a view showing that a semiconductor element having the pads 107 of the third embodiment is mounted on a mount board
  • FIG. 11B is a view showing that the semiconductor elements are connected together.
  • a solder 18 whose connection surfaces are coated with a conductive adhesive (not shown) is sandwiched between the pad 107 and the board electrode 14 .
  • Load is applied to the semiconductor element 6 and the mount board 12 in the vertical direction in the drawing, whereby the semiconductor element 6 is mounted on the mount board 12 .
  • FIG. 11A in the semiconductor element 6 having the pad 107 , a solder 18 whose connection surfaces are coated with a conductive adhesive (not shown) is sandwiched between the pad 107 and the board electrode 14 . Load is applied to the semiconductor element 6 and the mount board 12 in the vertical direction in the drawing, whereby the semiconductor element 6 is mounted on the mount board 12 .
  • the pads 107 of the semiconductor elements 6 are bonded together by means of applying load to the semiconductor elements 6 in the vertical direction in the drawing while the solder 18 whose connection surfaces are coated with a conductive adhesive (not shown) is sandwiched between the pads 107 .
  • the pads 107 of the semiconductor 6 according to the third embodiment are formed while including the elastic bodies 4 a .
  • the load stemming from interconnection of the pads 107 of the semiconductor elements 6 and the load exerted on the pads 107 when the semiconductor element 6 is mounted on the mount board 12 are dispersed in the direction parallel to the pad surfaces 17 . Accordingly, the damage inflicted on the interlayer dielectric film 11 can be mitigated. Further, the damage inflicted on the interlayer dielectric film 11 is also caused as a result of a probe needle (not shown) used in a wafer test coming into contact with the pad surfaces 17 .
  • the pads 107 of the semiconductor element 6 of the third embodiment structurally disperse load, and, therefore, the damage inflicted on the interlayer dielectric film 11 can also be mitigated.
  • metal is used for both surfaces of each pad 107 of the third embodiment, with which the solder 18 and the probe needle are brought into contact. For this reason, stable conduction can be established between the internal metal interconnection 16 and the solder 18 and between the internal metal interconnection 16 and the probe needle.
  • the pads can be manufactured through use of an existing facility for manufacturing a semiconductor device and through the same processes as those employed for manufacturing the external electrode connectors shown in FIGS. 5A to 6 D.
  • the barrier metal 13 is formed between the internal metal interconnection 16 and the first metal layer 2 a .
  • the barrier metal 13 may be obviated.
  • forming the barrier metal 13 between the first metal layer 2 a and the first buffer layer 5 a is preferable, in view of preventing diffusion of the material.
  • forming the barrier metal 13 between the first buffer layer 5 a and the second metal layer 2 b is preferable, in view of preventing diffusion of the material.
  • the internal metal interconnection 16 is formed in the interlayer dielectric film 11 .
  • the pads 107 are constructed such that each pad is located over both the interlayer dielectric film 11 and the internal metal interconnection 16 .
  • the pads 107 are formed on the interlayer dielectric film 11 , and the interlayer metal interconnection 16 is connected to a side surface of the first metal layer 2 a.
  • the second buffer layer 5 b is formed on the second metal layer 2 b ; the third metal layer 2 c is formed on the second buffer layer 5 b ; and the conductors 3 a , 3 b are arranged such that the conductors 3 a of the first buffer layer 5 a do not overlap the conductors 3 b of the second buffer layer 5 b in the direction perpendicular to the principal plane of the second buffer layer 5 b .
  • the conductors 3 a and the elastic bodies 4 a are arranged alternately.
  • the columnar conductors 3 a may be arranged in a lattice of uniform squares within the principal plane of the elastic body 4 a .
  • the first metal layer 2 a , the conductors 3 a , and the elastic bodies 4 a may each be formed from single material or a plurality of materials, such as an alloy or a mixed member consisting of polyimide and rubber.
  • the first metal layer 2 a , the conductors 3 a , and the second metal layer 2 b may be formed from a single material or from different materials.
  • the external electrode connector is applied to the pads of the semiconductor element, wherein connection sections occupy small areas and in which an interlayer dielectric film 11 serving as an external electrode base layer is susceptible to fracture.
  • the external electrode connector may be applied to board electrodes of amount board or pads of a liquid-crystal substrate.
  • the external electrode connector of the invention comprises a first metal layer; a first buffer layer in which conductors and elastic bodies are alternately provided or in which conductors are arranged within a principal plane of an elastic body; and a second metal layer.
  • the elastic body is lower in Young's modulus than the first metal layer, the conductors, and the second metal layer. Therefore, a base layer of the external electrode is less susceptible to fractures which would be caused when external electrodes are connected together. Further, stable conduction can be established between external electrodes.

Abstract

An external electrode connector connects together external electrodes. The external electrode comprises a first metal layer, a first buffer layer and a second metal layer. The first buffer layer is formed on the first metal layer and electrically connected to the first metal layer. Conductors and elastic bodies are alternately provided or the conductors are arranged within a principal plane of the elastic body in the first buffer layer. The second metal layer is formed on the first buffer layer and electrically connected to the first buffer layer. The elastic body is lower in Young's modulus than the first metal layer, the conductor, and the second metal layer.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The invention relates to an external electrode connector to be used for electrically connecting together external electrodes of a substrate, and those of a semiconductor element, or the like. [0002]
  • 2. Background Art [0003]
  • A conventional semiconductor device is formed by integrally bonding together a semiconductor element and an anisotropic conductive film. Ends of conduction channels of the film are connected to respective pads formed from external electrodes of the element. Thus, the pads are connected to the outside by way of the film. The anisotropic conductive film has a construction such that a plurality of metal conductors are isolated from each other in a film substrate formed from insulating resin and provided in the form of conduction channels while penetrating through the film substrate in the thicknesswise direction thereof (as described in, e.g., JP-A-2000-286293). [0004]
  • SUMMARY OF THE INVENTION
  • In the related-art semiconductor device, electrical connection is established between pads of the semiconductor device and the outside by means of metal conduction channels provided in the thicknesswise direction of the insulating film substrate. Hence, the area of electrical connection between the conduction channels of the anisotropic conductive film and the pads and the area of electrical connection between the conduction channels and the outside are small, thereby presenting a problem of occurrence of conduction failures between the pads of the semiconductor device and the outside. Even when conduction failures do not arise, contact resistance developing between the pads of the semiconductor device and the conduction channels or that developing between the conduction channels and the outside becomes greater, thereby presenting a problem of deterioration of a transmission signal. The contact pressure developing between the pads of the semiconductor device and the conduction channels and that developing between the conduction channels and the outside are increased by posing load between the semiconductor device and the outside, thereby enhancing the conductivity therebetween. In this case, there arises a problem of the load causing a fracture in an interlayer dielectric film serving as a base layer of an external electrode of the semiconductor device. [0005]
  • The invention has been conceived to solve the problem and is aimed at providing an external electrode connector which exhibits superior conductivity and is less likely to cause a fracture in a base layer of an external electrode, which would otherwise be caused by connection between external electrodes. [0006]
  • According to one aspect of the present invention, an external electrode connector connects together external electrodes. The external electrode comprises a first metal layer, a first buffer layer and a second metal layer. The first buffer layer is formed on the first metal layer and electrically connected to the first metal layer. Conductors and elastic bodies are alternately provided or the conductors are arranged within a principal plane of the elastic body in the first buffer layer. The second metal layer is formed on the first buffer layer and electrically connected to the first buffer layer. The elastic body is lower in Young's modulus than the first metal layer, the conductor, and the second metal layer. [0007]
  • Other and further objects, features and advantages of the invention will appear more fully from the following description.[0008]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows the external electrode connector according to a first embodiment of the invention. [0009]
  • FIG. 2 shows the semiconductor element. [0010]
  • FIG. 3 shows the external electrode connector according to a first embodiment of the invention, connected to one of the pads of the semiconductor element. [0011]
  • FIG. 4 shows that semiconductor elements are connected together by means of the external electrode connector according to a first embodiment of the invention. [0012]
  • FIG. 5 shows the formation process of the external electrode connector according to a first embodiment of the invention. [0013]
  • FIG. 6 shows the formation process of the external electrode connector according to a first embodiment of the invention. [0014]
  • FIG. 7 shows the other external electrode connector according to a first embodiment of the invention. [0015]
  • FIG. 8 shows the external electrode connector according to a second embodiment of the invention. [0016]
  • FIG. 9 shows the other external electrode connector according to a second embodiment of the invention. [0017]
  • FIG. 10 shows that semiconductor elements are connected together by means of the external electrode connector according to a second embodiment of the invention. [0018]
  • FIG. 11 shows the external electrode connector according to a second embodiment of the invention, connected to one of the pads of the semiconductor element. [0019]
  • FIG. 12 shows the other external electrode connector according to a third embodiment of the invention.[0020]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • First Embodiment [0021]
  • FIG. 1A is a cross-sectional view showing an [0022] external electrode connector 1 according to a first embodiment of the invention, and FIG. 1B is a cross-sectional view of the external electrode connector 1 taken along line I-I. As illustrated, each of the external electrode connectors 1 is formed by stacking, in the sequence given, a first metal layer 2 a formed from gold or the like; a first buffer layer 5 a formed by alternately arranging a conductor member 3 a formed from gold or the like and an elastic body 4 a formed from polyimide or rubber; and a second metal layer 2 b formed from gold or the like. The first metal layer 2 a and the conductor 3 a remain in a conductive state, and the conductor 3 a and the second metal layer 2 b also remain in a conductive state. The elastic body 4 a is lower in Young's modulus than the first metal layer 2 a, the conductor 3 a, and the second metal layer 2 b.
  • FIG. 2A is a plan view of a semiconductor element; FIG. 2B is a cross-sectional view taken along line II-II; and FIG. 2C is an enlarged cross sectional view of a periphery of a pad. [0023] Pads 7, each constituting an external electrode of a semiconductor element 6 and being formed from aluminum or the like, are arranged on the principal plane of the semiconductor element 6 in a lattice of uniform squares. The principal plane is covered with a protective surface film 9, except at pad openings 8. As shown in FIG. 2B or 2C, the cross section of the semiconductor element 6 is formed by forming an interlayer dielectric film 11 which is to serve as an external electrode base layer on the semiconductor substrate 10, and forming the pads 7 on the interlayer dielectric film 11. Although not illustrated, the pads 7 are electrically connected to internal metal interconnections formed on or in the interlayer dielectric film 11 as well as to an internal circuit.
  • FIG. 3A is a view showing that the [0024] external electrode connector 1 is connected to one of the pads of the semiconductor element; FIG. 3B is a view showing that the semiconductor element connected to the external electrode connector 1 is mounted on a mount board 12; and FIG. 3C is an enlarged view showing the periphery of the pads when the semiconductor element is mounted on the mount board. By means of a bonder, the external electrode connector 1 whose connection surface is coated with a conductive adhesive (not shown) is bonded onto barrier metal 13 which is formed from titanium or the like on the surface of each pad 7 and prevents diffusion of metal of the first metal layer 2 a of the external electrode connector 1 into aluminum or the like of the pad 7. The semiconductor element 6—on which the external electrode connectors 1 are mounted—and the mount board 12 are connected together, by means of aligning the external electrode connectors 1 whose connection surfaces are coated with the conductive adhesive (not shown) with board electrodes 14, and applying load in the vertical direction of the drawing, wherein the board electrodes 14 are formed on the mount board 12 and serve as external electrodes of the mount board 12.
  • FIG. 4A shows that semiconductor elements are connected together by means of the external electrode connector. FIG. 4B is an enlarged view of a periphery of one pad when the semiconductor elements are connected together. Here, the [0025] semiconductor elements 6 are connected together by application of load in the vertical direction of the drawing, by means of aligning the external electrode connectors 1 whose connection surfaces are coated with a conductive adhesive (not shown) with the pads 7 of both the semiconductor elements 6. Barrier metal 13 is formed on the surface of each of the pads 7 of the semiconductor elements 6, for the same reason as in the case where the semiconductor element 6 is mounted on the mount board.
  • By reference to FIGS. 5A to [0026] 6D, a method for manufacturing the external electrode connector 1 will now be described. FIG. 5A is a view of the periphery of a pad before formation of the external electrode connectors 1, showing only the pad 7, the surface protective film 9, and the interlayer dielectric film 11. The barrier metal 13 is formed on the surface of the pad 7 by means of sputtering (FIG. 5B). A metal layer which is to become the first metal layer 2 a is formed on the surface of the barrier metal 13 by means of sputtering (FIG. 5C). Next, a polyimide layer which is to serve as the resilient member 4 a is formed on the surface of the first metal layer 2 a by means of spin coating (FIG. 5D). Opening sections 15 to be used for forming the conductor member 3 a in the elastic body 4 a are formed by means of photolithography (FIG. 6A). By means of plating, the opening sections 15 are filled with gold, which is to act as the conductor member 3 a (FIG. 6B). A gold layer which is to act as the second metal layer 2 b is formed by means of sputtering (FIG. 6C). After photolithography, unnecessary portions of the second metal layer 2 b, those of the elastic body 4 a, those of the first metal layer 2 a, and those of the barrier metal 13 are eliminated by means of etching (FIG. 6D). Here, layers formed through the processes shown in FIGS. 5D to 6B constitute the first buffer layer 5 a.
  • The embodiment shows a method for forming the [0027] external electrode connectors 1 integrally on the semiconductor element 6. Alternatively, instead of being formed around respective pads of the semiconductor element 6, the external electrode connectors 1 may be manufactured as individual parts through processes similar to the above-described processes while molds having prismatic recesses therein are used as a base. The individual external electrode connectors 1 may be bonded to the areas on the semiconductor element 6 occupied by the barrier metal 13, through use of a conductive adhesive (not shown). In the embodiment, the barrier metal 13 is formed in order to prevent diffusion of material of the first metal layer 2 a into the pads 7. However, when the first metal layer 2 a and the pads 7 are formed from the same material or when occurrence of a problem stemming from diffusion of material does not need to be taken into consideration, the barrier metal 13 may be eliminated.
  • The effect of the [0028] external electrode connectors 1 will now be described by reference to FIGS. 3A to 3C. When the semiconductor element 6 having the external electrode connectors 1 provided thereon is mounted on the mount board 12, heavy load is applied in the vertical direction in FIG. 3C. A portion of the load received by the elastic bodies 4 a while the elastic bodies 4 a are being deformed in the horizontal direction in FIG. 3C is dispersed in the horizontal direction in FIG. 3C. Therefore, the load exerted on the pads 7 and the interlayer dielectric film 11 is mitigated, thereby rendering the interlayer dielectric film 11 less susceptible to fracture. Further, the entire surface of each of the external electrode connectors 1, the surface being bonded to the corresponding pad 7 and the corresponding board electrode 14, is formed from metal. Therefore, the pads 7 and the board electrodes 14 can be stably and electrically connected together. The same effect can be achieved on the same principle even when the semiconductor elements 6 are connected together as shown in FIGS. 4A and 4B. The embodiment has described the effect of the external electrode connector 1, through use of the pads of the semiconductor element—in which connection sections serving as external electrodes occupy small areas and in which an interlayer dielectric film serving as external electrode base layer is susceptible to fracture—and board electrodes of the mount board. However, the field of application of the external electrode connector 1 of the invention is not limited to this embodiment. The external electrode connector 1 can be used as an electrical connection part for general components having external electrodes, such as liquid-crystal boards and flexible boards.
  • In the [0029] first buffer layer 5 a of the first embodiment, the conductors 3 a and the elastic bodies 4 a are arranged one after another. However, as shown in FIGS. 7A and 7B, columnar conductors 3 a may be arranged in a lattice of uniform squares within the principal plane of the elastic body 4 a.
  • The [0030] first metal layer 2 a, the conductor 3 a, and the elastic body 4 a may each be formed from a single material or a plurality of materials such as an alloy or a mixed body consisting of polyimide and rubber. The first metal layer 2 a, the conductor 3 a, and the second metal layer 2 b may be formed from the same material or different materials.
  • Second Embodiment [0031]
  • FIG. 8A is a cross-sectional view showing an [0032] external electrode connector 1 and the periphery of the pad 7 according to a second embodiment of the invention, and FIG. 8B is a cross-sectional view of the external electrode connector 1 when taken along line IV-IV and line V-V. Those elements which are identical with or correspond to those described in connection with the first embodiment shown in FIGS. 1A through 7B are assigned the same reference numerals, and repetition of their explanations is omitted. As illustrated, the external electrode connector 1 comprises a second buffer layer 5 b provided on the second metal layer 2 b; a third metal layer 2 c provided on the second buffer layer 5 b; and conductors 3 a, 3 b, wherein the conductors 3 a of the first buffer layer 5 a and the conductors 3 b of the second buffer layer 5 b do not overlap each other with reference to the direction perpendicular to the principal plane of the second buffer layer 5 b. When load caused by connection of semiconductor elements or by mounting a semiconductor element on a mount board is exerted on the conductors 3 b of the second buffer layer 5 b, the load is primarily exerted on areas located directly below the conductors 3 b. In the present embodiment, the elastic bodies 4 a of the first buffer layer 5 a are located at positions immediately below the conductors 3 b without fail, and hence the load is more easily dispersed.
  • In the first and second buffer layers [0033] 5 a, 5 b of the second embodiment, the conductors 3 a, 3 b and the elastic bodies 4 a, 4 b are arranged alternately. However, as shown in FIGS. 9A and 9B, the conductors 3 a, 3 b may be arranged in a lattice of uniform squares within the respective principal planes of the elastic bodies 4 a, 4 b. Moreover, the external electrode connectors 1 of the second embodiment can be manufactured by forming the external electrode connectors 1 up to the second metal layers 2 b through the same processes as those employed in forming the external electrode connectors 1 of the first embodiment shown in FIGS. 5A to 6D. Subsequently, locations at which the conductors 3 b are to be formed are changed to different locations which do not overlap the conductors 3 a with reference to the direction perpendicular to the principal plane of the second buffer layer 5 b. The external electrode connectors 1 can be manufactured through repetition of processing pertaining to FIGS. 5D to 6D.
  • Third Embodiment [0034]
  • FIG. 10A is a cross-sectional view showing the periphery of a pad of a semiconductor element according to a third embodiment of the invention; FIG. 10B is an enlarged view of the pad; and FIG. 10C is a cross-sectional view of a buffer layer taken along line VIII-VIII. Those elements which are identical with or correspond to those described in connection with the first embodiment shown in FIGS. 1A to [0035] 7B are assigned the same reference numerals, and repetition of their explanations is omitted. External electrode connectors of the third embodiment constitute pads 107. Specifically, the first metal layer 2 a is connected to the barrier metal 13 formed from titanium or the like so as to extend over the interlayer dielectric film 11, which serves as an external electrode substrate of the semiconductor element 6, and over an internal metal interconnection 16 formed from aluminum or the like. The surface of the second metal layer 2 b acts as the pad surface 17.
  • FIG. 11A is a view showing that a semiconductor element having the [0036] pads 107 of the third embodiment is mounted on a mount board, and FIG. 11B is a view showing that the semiconductor elements are connected together. As shown in FIG. 11A, in the semiconductor element 6 having the pad 107, a solder 18 whose connection surfaces are coated with a conductive adhesive (not shown) is sandwiched between the pad 107 and the board electrode 14. Load is applied to the semiconductor element 6 and the mount board 12 in the vertical direction in the drawing, whereby the semiconductor element 6 is mounted on the mount board 12. As shown in FIG. 11B, the pads 107 of the semiconductor elements 6 are bonded together by means of applying load to the semiconductor elements 6 in the vertical direction in the drawing while the solder 18 whose connection surfaces are coated with a conductive adhesive (not shown) is sandwiched between the pads 107.
  • The [0037] pads 107 of the semiconductor 6 according to the third embodiment are formed while including the elastic bodies 4 a. As a result of deformation of the elastic bodies 4 a, the load stemming from interconnection of the pads 107 of the semiconductor elements 6 and the load exerted on the pads 107 when the semiconductor element 6 is mounted on the mount board 12 are dispersed in the direction parallel to the pad surfaces 17. Accordingly, the damage inflicted on the interlayer dielectric film 11 can be mitigated. Further, the damage inflicted on the interlayer dielectric film 11 is also caused as a result of a probe needle (not shown) used in a wafer test coming into contact with the pad surfaces 17. The pads 107 of the semiconductor element 6 of the third embodiment structurally disperse load, and, therefore, the damage inflicted on the interlayer dielectric film 11 can also be mitigated. In addition, metal is used for both surfaces of each pad 107 of the third embodiment, with which the solder 18 and the probe needle are brought into contact. For this reason, stable conduction can be established between the internal metal interconnection 16 and the solder 18 and between the internal metal interconnection 16 and the probe needle. The pads can be manufactured through use of an existing facility for manufacturing a semiconductor device and through the same processes as those employed for manufacturing the external electrode connectors shown in FIGS. 5A to 6D.
  • In the [0038] semiconductor element 6 of the third embodiment, the barrier metal 13 is formed between the internal metal interconnection 16 and the first metal layer 2 a. When the internal metal interconnection 16 and the first metal layer 2 a are formed from the same material or when diffusion of material between the internal metal interconnection 16 and the first metal layer 2 a does not pose any problem, the barrier metal 13 may be obviated. In contrast, when diffusion of material between the conductor 3 a and the first metal layer 2 a poses problems, forming the barrier metal 13 between the first metal layer 2 a and the first buffer layer 5 a is preferable, in view of preventing diffusion of the material. When diffusion of material between the conductors 3 a and the second metal layer 2 b poses problems, forming the barrier metal 13 between the first buffer layer 5 a and the second metal layer 2 b is preferable, in view of preventing diffusion of the material.
  • In the [0039] semiconductor element 6 of the third embodiment, the internal metal interconnection 16 is formed in the interlayer dielectric film 11. The pads 107 are constructed such that each pad is located over both the interlayer dielectric film 11 and the internal metal interconnection 16. However, when the internal metal interconnection 16 is formed on the interlayer dielectric film 11 in such a manner as shown in FIG. 12, the pads 107 are formed on the interlayer dielectric film 11, and the interlayer metal interconnection 16 is connected to a side surface of the first metal layer 2 a.
  • As in the case of the [0040] external electrode connector 1 described in connection with the second embodiment shown in FIGS. 8A to 9B, the second buffer layer 5 b is formed on the second metal layer 2 b; the third metal layer 2 c is formed on the second buffer layer 5 b; and the conductors 3 a, 3 b are arranged such that the conductors 3 a of the first buffer layer 5 a do not overlap the conductors 3 b of the second buffer layer 5 b in the direction perpendicular to the principal plane of the second buffer layer 5 b. By means of such a construction, the damage—which would be inflicted on the interlayer dielectric film 11 when the semiconductor element is mounted on the mount board—is mitigated to a much greater extent. In each of the pads 107 of the third embodiment, the conductors 3 a and the elastic bodies 4 a are arranged alternately. As in the case of the external electrode connector 1 described in connection with the first embodiment shown in FIGS. 7A and 7B, the columnar conductors 3 a may be arranged in a lattice of uniform squares within the principal plane of the elastic body 4 a. Further, the first metal layer 2 a, the conductors 3 a, and the elastic bodies 4 a may each be formed from single material or a plurality of materials, such as an alloy or a mixed member consisting of polyimide and rubber. The first metal layer 2 a, the conductors 3 a, and the second metal layer 2 b may be formed from a single material or from different materials. In the embodiment, the external electrode connector is applied to the pads of the semiconductor element, wherein connection sections occupy small areas and in which an interlayer dielectric film 11 serving as an external electrode base layer is susceptible to fracture. The external electrode connector may be applied to board electrodes of amount board or pads of a liquid-crystal substrate.
  • The features and advantages of the present invention may be summarized as follows. [0041]
  • As described above, the external electrode connector of the invention comprises a first metal layer; a first buffer layer in which conductors and elastic bodies are alternately provided or in which conductors are arranged within a principal plane of an elastic body; and a second metal layer. The elastic body is lower in Young's modulus than the first metal layer, the conductors, and the second metal layer. Therefore, a base layer of the external electrode is less susceptible to fractures which would be caused when external electrodes are connected together. Further, stable conduction can be established between external electrodes. [0042]
  • Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may by practiced otherwise than as specifically described. [0043]
  • The entire disclosure of a Japanese Patent Application No. 2002-347708, filed on Nov. 29, 2002 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, are incorporated herein by reference in its entirety. [0044]

Claims (6)

What is claimed is:
1. An external electrode connector for connecting together external electrodes, comprising:
a first metal layer;
a first buffer layer which is formed on the first metal layer and electrically connected to the first metal layer and in which conductors and elastic bodies are alternately provided or in which the conductors are arranged within a principal plane of the elastic body; and
a second metal layer which is formed on the first buffer layer and electrically connected to the first buffer layer, wherein
the elastic body is lower in Young's modulus than the first metal layer, the conductor, and the second metal layer.
2. The external electrode connector according to claim 1, further comprising:
a second buffer layer which is formed on the second metal layer and electrically connected to the second metal layer and in which conductors and elastic bodies are alternately provided or in which the conductors are arranged within a principal plane of the elastic body; and
a third metal layer which is formed on the second buffer layer and electrically connected to the second buffer layer, wherein
the conductors of the first buffer layer and the conductors of the second buffer layer are arranged at positions such that the conductors of the first buffer layer do not overlap the conductors of the second buffer layer with reference to the direction perpendicular to the principal plane of the second buffer layer.
3. The external electrode connector according to claim 1, wherein the external electrodes correspond to an internal metal interconnection of a semiconductor element; the internal metal interconnection and the first metal layer are connected together; and the surface of the second metal layer constitutes a pad surface.
4. The external electrode connector according to claim 2, wherein the external electrodes correspond to an internal metal interconnection of a semiconductor element; the internal metal interconnection and the first metal layer are connected together; and the surface of the second metal layer constitutes a pad surface.
5. The external electrode connector according to claim 3, wherein barrier metal is provided between the internal metal interconnection and the first metal layer, between the first metal layer and the first buffer layer, or between the first buffer layer and the second metal layer.
6. The external electrode connector according to claim 4, wherein barrier metal is provided between the internal metal interconnection and the first metal layer, between the first metal layer and the first buffer layer, or between the first buffer layer and the second metal layer.
US10/448,093 2002-11-29 2003-05-30 External electrode connector Abandoned US20040104113A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002347708A JP3996045B2 (en) 2002-11-29 2002-11-29 Semiconductor device
JP2002-347708 2002-11-29

Publications (1)

Publication Number Publication Date
US20040104113A1 true US20040104113A1 (en) 2004-06-03

Family

ID=32376096

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/448,093 Abandoned US20040104113A1 (en) 2002-11-29 2003-05-30 External electrode connector

Country Status (4)

Country Link
US (1) US20040104113A1 (en)
JP (1) JP3996045B2 (en)
KR (1) KR100578037B1 (en)
TW (1) TWI223362B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100055378A1 (en) * 2008-08-26 2010-03-04 Snu R&Db Foundation Encapsulated ionic polymer-metal composite device
US20150216037A1 (en) * 2014-01-28 2015-07-30 Panasonic Intellectual Property Management Co., Ltd. Electronic device and manufacturing method for same
US20200388937A1 (en) * 2019-06-07 2020-12-10 Fuji Electric Co., Ltd. External connector of semiconductor module, method for manufacturing external connector of semiconductor module, semiconductor module, vehicle, and method for connecting external connector to bus bar
US10976348B2 (en) 2016-03-23 2021-04-13 Leeno Industrial Inc. Test socket assembly

Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008300A (en) * 1974-10-15 1977-02-15 A & P Products Incorporated Multi-conductor element and method of making same
US4209481A (en) * 1976-04-19 1980-06-24 Toray Industries, Inc. Process for producing an anisotropically electroconductive sheet
US4820376A (en) * 1987-11-05 1989-04-11 American Telephone And Telegraph Company At&T Bell Laboratories Fabrication of CPI layers
US4954878A (en) * 1989-06-29 1990-09-04 Digital Equipment Corp. Method of packaging and powering integrated circuit chips and the chip assembly formed thereby
US5197892A (en) * 1988-05-31 1993-03-30 Canon Kabushiki Kaisha Electric circuit device having an electric connecting member and electric circuit components
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
US5529504A (en) * 1995-04-18 1996-06-25 Hewlett-Packard Company Electrically anisotropic elastomeric structure with mechanical compliance and scrub
US5636996A (en) * 1994-06-28 1997-06-10 The Whitaker Corporation Anisotropic interposer pad
US5975922A (en) * 1998-03-09 1999-11-02 Lucent Technologies Inc. Device containing directionally conductive composite medium
US6050832A (en) * 1998-08-07 2000-04-18 Fujitsu Limited Chip and board stress relief interposer
US6062873A (en) * 1996-07-16 2000-05-16 Nec Corporation Socket for chip package test
US6313537B1 (en) * 1997-12-09 2001-11-06 Samsung Electronics Co., Ltd. Semiconductor device having multi-layered pad and a manufacturing method thereof
US6403201B1 (en) * 1999-07-30 2002-06-11 Ngk Insulators, Ltd. Substrate material for wiring and substrate material for printed circuit using the same
US6552438B2 (en) * 1998-06-24 2003-04-22 Samsung Electronics Co. Integrated circuit bonding pads including conductive layers with arrays of unaligned spaced apart insulating islands therein and methods of forming same
US6604953B2 (en) * 2000-01-26 2003-08-12 Jsr Corporation Anisotropically conductive sheet and connector
US6796811B1 (en) * 2003-07-31 2004-09-28 Tyco Electronics Corporation Connector with dedicated contact regions
US6841882B2 (en) * 2002-02-07 2005-01-11 Via Technologies, Inc. Elastomer interposer for grid array packages and method of manufacturing the same
US6854985B1 (en) * 1998-12-16 2005-02-15 Paricon Technologies Corporation Elastomeric interconnection device and methods for making same

Patent Citations (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008300A (en) * 1974-10-15 1977-02-15 A & P Products Incorporated Multi-conductor element and method of making same
US4209481A (en) * 1976-04-19 1980-06-24 Toray Industries, Inc. Process for producing an anisotropically electroconductive sheet
US4820376A (en) * 1987-11-05 1989-04-11 American Telephone And Telegraph Company At&T Bell Laboratories Fabrication of CPI layers
US5197892A (en) * 1988-05-31 1993-03-30 Canon Kabushiki Kaisha Electric circuit device having an electric connecting member and electric circuit components
US4954878A (en) * 1989-06-29 1990-09-04 Digital Equipment Corp. Method of packaging and powering integrated circuit chips and the chip assembly formed thereby
US5477160A (en) * 1992-08-12 1995-12-19 Fujitsu Limited Module test card
US5474458A (en) * 1993-07-13 1995-12-12 Fujitsu Limited Interconnect carriers having high-density vertical connectors and methods for making the same
US5636996A (en) * 1994-06-28 1997-06-10 The Whitaker Corporation Anisotropic interposer pad
US5529504A (en) * 1995-04-18 1996-06-25 Hewlett-Packard Company Electrically anisotropic elastomeric structure with mechanical compliance and scrub
US6062873A (en) * 1996-07-16 2000-05-16 Nec Corporation Socket for chip package test
US6313537B1 (en) * 1997-12-09 2001-11-06 Samsung Electronics Co., Ltd. Semiconductor device having multi-layered pad and a manufacturing method thereof
US5975922A (en) * 1998-03-09 1999-11-02 Lucent Technologies Inc. Device containing directionally conductive composite medium
US6552438B2 (en) * 1998-06-24 2003-04-22 Samsung Electronics Co. Integrated circuit bonding pads including conductive layers with arrays of unaligned spaced apart insulating islands therein and methods of forming same
US6050832A (en) * 1998-08-07 2000-04-18 Fujitsu Limited Chip and board stress relief interposer
US6854985B1 (en) * 1998-12-16 2005-02-15 Paricon Technologies Corporation Elastomeric interconnection device and methods for making same
US6403201B1 (en) * 1999-07-30 2002-06-11 Ngk Insulators, Ltd. Substrate material for wiring and substrate material for printed circuit using the same
US6604953B2 (en) * 2000-01-26 2003-08-12 Jsr Corporation Anisotropically conductive sheet and connector
US6841882B2 (en) * 2002-02-07 2005-01-11 Via Technologies, Inc. Elastomer interposer for grid array packages and method of manufacturing the same
US6796811B1 (en) * 2003-07-31 2004-09-28 Tyco Electronics Corporation Connector with dedicated contact regions

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100055378A1 (en) * 2008-08-26 2010-03-04 Snu R&Db Foundation Encapsulated ionic polymer-metal composite device
US20150216037A1 (en) * 2014-01-28 2015-07-30 Panasonic Intellectual Property Management Co., Ltd. Electronic device and manufacturing method for same
US9380697B2 (en) * 2014-01-28 2016-06-28 Panasonic Intellectual Property Management Co., Ltd. Electronic device and manufacturing method for same
US10976348B2 (en) 2016-03-23 2021-04-13 Leeno Industrial Inc. Test socket assembly
US20200388937A1 (en) * 2019-06-07 2020-12-10 Fuji Electric Co., Ltd. External connector of semiconductor module, method for manufacturing external connector of semiconductor module, semiconductor module, vehicle, and method for connecting external connector to bus bar

Also Published As

Publication number Publication date
TW200409256A (en) 2004-06-01
TWI223362B (en) 2004-11-01
JP2004186174A (en) 2004-07-02
KR100578037B1 (en) 2006-05-11
JP3996045B2 (en) 2007-10-24
KR20040047532A (en) 2004-06-05

Similar Documents

Publication Publication Date Title
US6501157B1 (en) Substrate for accepting wire bonded or flip-chip components
US6744122B1 (en) Semiconductor device, method of manufacture thereof, circuit board, and electronic device
US7129420B2 (en) Semiconductor device and method for manufacture thereof, circuit board, and electronic instrument
US7372131B2 (en) Routing element for use in semiconductor device assemblies
US7498668B2 (en) Stacked semiconductor device and lower module of stacked semiconductor device
US7642627B2 (en) Semiconductor device
US20040113250A1 (en) Integrated circuit assembly
US20020048158A1 (en) Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
JP2004343030A (en) Wiring circuit board, manufacturing method thereof, circuit module provided with this wiring circuit board
JP2003522401A (en) Stacked integrated circuit package
US20040135243A1 (en) Semiconductor device, its manufacturing method and electronic device
KR101496920B1 (en) Semiconductor device
JP4061506B2 (en) Manufacturing method of semiconductor device
CN1901149B (en) Semiconductor device and method of manufacturing the same
US20080087995A1 (en) Flexible film semiconductor package and method for manufacturing the same
KR100225398B1 (en) Bonding structure of semiconductor bump and its method
US20040104113A1 (en) External electrode connector
US7576424B2 (en) Semiconductor device
KR20040087961A (en) Semiconductor device
JP2004363319A (en) Mount substrate and semiconductor device
JP3841135B2 (en) Semiconductor device, circuit board and electronic equipment
KR0171099B1 (en) Substrate bumb and the same manufacture method
JP2001237347A (en) Bare chip packaging substrate and packaging method using the same
KR19980025889A (en) Bump connection structure between a semiconductor chip and a substrate with a polymer layer interposed therebetween
JP3726694B2 (en) Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOMITA, YOSHIHIRO;REEL/FRAME:014130/0583

Effective date: 20030414

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION