JP2003151280A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003151280A5 JP2003151280A5 JP2001344484A JP2001344484A JP2003151280A5 JP 2003151280 A5 JP2003151280 A5 JP 2003151280A5 JP 2001344484 A JP2001344484 A JP 2001344484A JP 2001344484 A JP2001344484 A JP 2001344484A JP 2003151280 A5 JP2003151280 A5 JP 2003151280A5
- Authority
- JP
- Japan
- Prior art keywords
- column
- bit line
- memory device
- semiconductor memory
- common
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 20
- 230000000295 complement effect Effects 0.000 claims 2
- 101000575029 Bacillus subtilis (strain 168) 50S ribosomal protein L11 Proteins 0.000 description 3
- 102100035793 CD83 antigen Human genes 0.000 description 3
- 101000946856 Homo sapiens CD83 antigen Proteins 0.000 description 3
- 101100328883 Arabidopsis thaliana COL1 gene Proteins 0.000 description 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001344484A JP3784301B2 (ja) | 2001-11-09 | 2001-11-09 | 半導体記憶装置 |
| US10/202,855 US6741487B2 (en) | 2001-11-09 | 2002-07-26 | Semiconductor memory |
| TW091117067A TW564438B (en) | 2001-11-09 | 2002-07-30 | Semiconductor memory |
| KR1020020048379A KR100847279B1 (ko) | 2001-11-09 | 2002-08-16 | 반도체 기억 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001344484A JP3784301B2 (ja) | 2001-11-09 | 2001-11-09 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003151280A JP2003151280A (ja) | 2003-05-23 |
| JP2003151280A5 true JP2003151280A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 2005-04-14 |
| JP3784301B2 JP3784301B2 (ja) | 2006-06-07 |
Family
ID=19158002
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001344484A Expired - Fee Related JP3784301B2 (ja) | 2001-11-09 | 2001-11-09 | 半導体記憶装置 |
Country Status (4)
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004103116A (ja) * | 2002-09-10 | 2004-04-02 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| JP2005063548A (ja) * | 2003-08-11 | 2005-03-10 | Semiconductor Energy Lab Co Ltd | メモリ及びその駆動方法 |
| US7319633B2 (en) * | 2003-12-19 | 2008-01-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
| US7242624B2 (en) * | 2005-06-14 | 2007-07-10 | Qualcomm Incorporated | Methods and apparatus for reading a full-swing memory array |
| US7286423B2 (en) * | 2006-02-27 | 2007-10-23 | Freescale Semiconductor, Inc. | Bit line precharge in embedded memory |
| US7440335B2 (en) * | 2006-05-23 | 2008-10-21 | Freescale Semiconductor, Inc. | Contention-free hierarchical bit line in embedded memory and method thereof |
| KR101362955B1 (ko) * | 2006-06-30 | 2014-02-12 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체장치 및 그 제조 방법 |
| US7477551B2 (en) * | 2006-11-08 | 2009-01-13 | Texas Instruments Incorporated | Systems and methods for reading data from a memory array |
| US20080123437A1 (en) * | 2006-11-29 | 2008-05-29 | Vikas Agarwal | Apparatus for Floating Bitlines in Static Random Access Memory Arrays |
| KR101245298B1 (ko) * | 2007-10-11 | 2013-03-19 | 삼성전자주식회사 | 저항체를 이용한 비휘발성 메모리 장치 |
| JP5315739B2 (ja) * | 2008-03-21 | 2013-10-16 | 富士通株式会社 | メモリ装置、メモリ制御方法 |
| KR101044268B1 (ko) * | 2008-11-28 | 2011-06-28 | 김동철 | 스프링 고정금구 |
| JP5505274B2 (ja) | 2010-11-22 | 2014-05-28 | 富士通セミコンダクター株式会社 | スタティックram |
| JP5772058B2 (ja) * | 2011-02-24 | 2015-09-02 | 富士通セミコンダクター株式会社 | 半導体記憶装置 |
| JP5760829B2 (ja) | 2011-08-09 | 2015-08-12 | 富士通セミコンダクター株式会社 | スタティックram |
| JP5703200B2 (ja) | 2011-12-01 | 2015-04-15 | 株式会社東芝 | 半導体記憶装置 |
| TWI503821B (zh) * | 2012-07-09 | 2015-10-11 | Faraday Tech Corp | 靜態隨機存取記憶裝置及其位元線電壓控制電路 |
| GB2525904B (en) | 2014-05-08 | 2018-05-09 | Surecore Ltd | Memory unit |
| JP6620472B2 (ja) * | 2015-09-08 | 2019-12-18 | 凸版印刷株式会社 | 半導体記憶装置 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2618938B2 (ja) * | 1987-11-25 | 1997-06-11 | 株式会社東芝 | 半導体記憶装置 |
| US5995403A (en) * | 1996-03-29 | 1999-11-30 | Nec Corporation | DRAM having memory cells each using one transfer gate and one capacitor to store plural bit data |
| JP3579205B2 (ja) * | 1996-08-06 | 2004-10-20 | 株式会社ルネサステクノロジ | 半導体記憶装置、半導体装置、データ処理装置及びコンピュータシステム |
| JP2000011639A (ja) * | 1998-06-19 | 2000-01-14 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP2000207886A (ja) | 1999-01-08 | 2000-07-28 | Seiko Epson Corp | 半導体記憶装置 |
-
2001
- 2001-11-09 JP JP2001344484A patent/JP3784301B2/ja not_active Expired - Fee Related
-
2002
- 2002-07-26 US US10/202,855 patent/US6741487B2/en not_active Expired - Fee Related
- 2002-07-30 TW TW091117067A patent/TW564438B/zh not_active IP Right Cessation
- 2002-08-16 KR KR1020020048379A patent/KR100847279B1/ko not_active Expired - Fee Related