JP2003060509A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003060509A5 JP2003060509A5 JP2001244735A JP2001244735A JP2003060509A5 JP 2003060509 A5 JP2003060509 A5 JP 2003060509A5 JP 2001244735 A JP2001244735 A JP 2001244735A JP 2001244735 A JP2001244735 A JP 2001244735A JP 2003060509 A5 JP2003060509 A5 JP 2003060509A5
- Authority
- JP
- Japan
- Prior art keywords
- error
- digital signal
- interpolation data
- correction
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 7
- 230000005540 biological transmission Effects 0.000 claims 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001244735A JP2003060509A (ja) | 2001-08-10 | 2001-08-10 | ディジタル信号のエラー補償装置及び方法 |
| TW091114902A TWI233596B (en) | 2001-08-10 | 2002-07-04 | Apparatus and method for compensating error of digital signal |
| CN021413649A CN1217337C (zh) | 2001-08-10 | 2002-07-10 | 数字信号的误差补偿装置及方法 |
| US10/215,624 US6646582B2 (en) | 2001-08-10 | 2002-08-09 | Error compensation for sigma-delta modulated digital signals or the like |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001244735A JP2003060509A (ja) | 2001-08-10 | 2001-08-10 | ディジタル信号のエラー補償装置及び方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003060509A JP2003060509A (ja) | 2003-02-28 |
| JP2003060509A5 true JP2003060509A5 (enExample) | 2005-02-03 |
Family
ID=19074620
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001244735A Pending JP2003060509A (ja) | 2001-08-10 | 2001-08-10 | ディジタル信号のエラー補償装置及び方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6646582B2 (enExample) |
| JP (1) | JP2003060509A (enExample) |
| CN (1) | CN1217337C (enExample) |
| TW (1) | TWI233596B (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6956919B2 (en) * | 2002-11-12 | 2005-10-18 | Cirrus Logic, Inc. | Single clock data communication in direct stream digital system |
| US6975258B2 (en) * | 2003-01-23 | 2005-12-13 | Corporation For National Research Initiatives | Circuit for direct digital delta-sigma conversion of variable electrical capacitance |
| CA2454983A1 (en) * | 2004-01-07 | 2005-07-07 | Jean Beaucage | System for high-speed applications over serial multi-drop communication networks |
| US20090287493A1 (en) * | 2005-05-30 | 2009-11-19 | Koninklijke Philips Electronics, N.V. | Direct stream digital audio with minimal storage requirement |
| US7900116B2 (en) * | 2006-08-07 | 2011-03-01 | Broadcom Corporation | Switch with error checking and correcting |
| EP2477418B1 (en) * | 2011-01-12 | 2014-06-04 | Nxp B.V. | Signal processing method |
| EP3075077A4 (en) * | 2013-11-28 | 2017-08-09 | Smart Energy Instruments Inc. | Methods and devices for error correction of a signal using delta sigma modulation |
| JP6807031B2 (ja) * | 2015-06-10 | 2021-01-06 | ソニー株式会社 | 信号処理装置、信号処理方法、およびプログラム |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0823971B2 (ja) * | 1988-04-08 | 1996-03-06 | 日本ビクター株式会社 | 符号訂正装置 |
| US5774481A (en) * | 1995-03-31 | 1998-06-30 | International Business Machines Corporation | Reduced gate error detection and correction circuit |
| KR0157123B1 (ko) * | 1995-12-23 | 1999-02-18 | 김광호 | 디지탈 보상형 멀티 비트 시그마 델타 아날로그 디지탈 변환기 |
| JP2000114971A (ja) | 1998-10-05 | 2000-04-21 | Nippon Columbia Co Ltd | ディジタル信号発生装置 |
-
2001
- 2001-08-10 JP JP2001244735A patent/JP2003060509A/ja active Pending
-
2002
- 2002-07-04 TW TW091114902A patent/TWI233596B/zh not_active IP Right Cessation
- 2002-07-10 CN CN021413649A patent/CN1217337C/zh not_active Expired - Fee Related
- 2002-08-09 US US10/215,624 patent/US6646582B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10594440B2 (en) | SPC sensor interface with partial parity protection | |
| US6272446B1 (en) | System and a method for measuring a continuous signal | |
| JP2003060509A5 (enExample) | ||
| WO2003040657A3 (de) | Messumformer | |
| AU2002304317A1 (en) | A digital system and a method for error detection thereof | |
| EP1187372A3 (en) | Apparatus and method for bit rate control of optical receiver | |
| KR980700654A (ko) | 채널 신호를 정보 신호로 디코딩하는 장치 및 그 장치가 제공된 재생 장치(Apparatus for decoding a channel signal into an information signal and reproducing arrangement provided with the apparatus) | |
| US10050649B2 (en) | Communication devices and methods | |
| JP2755061B2 (ja) | フレーム同期方式 | |
| JP4145023B2 (ja) | デジタル通信システム用受信装置、そのためのコンピュータプログラム及びそれを記録した記録媒体 | |
| JP2524922Y2 (ja) | ブルーシグナル発生器付き多重化装置 | |
| JPWO2006022155A1 (ja) | エラー訂正装置 | |
| JP3544596B2 (ja) | シンクロ/デジタル変換器におけるビット飛び検出方法 | |
| JP3238686B2 (ja) | エンコーダ信号処理方法及び装置 | |
| JP3431760B2 (ja) | Ad変換装置 | |
| JP2012054817A (ja) | 信号処理装置およびフィールド機器を用いた通信システム | |
| JPS5992641A (ja) | デルタ変調方式 | |
| JPH012450A (ja) | ト−ン信号受信方式 | |
| JP2646962B2 (ja) | 音声加算回路およびその試験方法 | |
| JPH0659048B2 (ja) | 誤り率測定装置 | |
| JP2923979B2 (ja) | 周波数検出回路 | |
| KR950028514A (ko) | 동기 검출장치 및 그 방법 | |
| JPH1168582A5 (enExample) | ||
| JP2002344431A (ja) | デジタル通信システム用受信装置、そのためのコンピュータプログラム及びそれを記録した記録媒体 | |
| JP2004056612A (ja) | 客観品質評価方法、客観品質評価装置、客観品質評価プログラム、客観品質評価プログラムを記録した記録媒体 |