JP2002524903A - Dcレベル補償回路 - Google Patents
Dcレベル補償回路Info
- Publication number
- JP2002524903A JP2002524903A JP2000568185A JP2000568185A JP2002524903A JP 2002524903 A JP2002524903 A JP 2002524903A JP 2000568185 A JP2000568185 A JP 2000568185A JP 2000568185 A JP2000568185 A JP 2000568185A JP 2002524903 A JP2002524903 A JP 2002524903A
- Authority
- JP
- Japan
- Prior art keywords
- compensation
- transistor
- voltage
- transistors
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 34
- 230000008859 change Effects 0.000 claims description 23
- 230000008569 process Effects 0.000 claims description 15
- 230000001419 dependent effect Effects 0.000 claims description 6
- 239000004065 semiconductor Substances 0.000 claims 1
- 230000000694 effects Effects 0.000 description 7
- 230000002411 adverse Effects 0.000 description 5
- 239000000872 buffer Substances 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 2
- 102100033029 Carbonic anhydrase-related protein 11 Human genes 0.000 description 1
- 101000867841 Homo sapiens Carbonic anhydrase-related protein 11 Proteins 0.000 description 1
- 101001075218 Homo sapiens Gastrokine-1 Proteins 0.000 description 1
- 101100112673 Rattus norvegicus Ccnd2 gene Proteins 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
- H03K19/00376—Modifications for compensating variations of temperature, supply voltage or other physical parameters in bipolar transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Amplifiers (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/141,334 US6104232A (en) | 1998-08-27 | 1998-08-27 | DC output level compensation circuit |
| US09/141,334 | 1998-08-27 | ||
| PCT/US1999/019545 WO2000013317A1 (en) | 1998-08-27 | 1999-08-26 | Dc output level compensation circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002524903A true JP2002524903A (ja) | 2002-08-06 |
| JP2002524903A5 JP2002524903A5 (enExample) | 2006-10-12 |
Family
ID=22495255
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000568185A Pending JP2002524903A (ja) | 1998-08-27 | 1999-08-26 | Dcレベル補償回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6104232A (enExample) |
| EP (1) | EP1110319A4 (enExample) |
| JP (1) | JP2002524903A (enExample) |
| WO (1) | WO2000013317A1 (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007088713A1 (ja) * | 2006-01-31 | 2007-08-09 | Advantest Corporation | 温度補償回路および試験装置 |
| JP2014022791A (ja) * | 2012-07-12 | 2014-02-03 | Seiko Npc Corp | Ecl出力回路 |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA2282862A1 (en) * | 1999-09-17 | 2001-03-17 | Northern Telecom Limited | Signal-level compensation for communications circuits |
| US6483372B1 (en) * | 2000-09-13 | 2002-11-19 | Analog Devices, Inc. | Low temperature coefficient voltage output circuit and method |
| US6448848B1 (en) * | 2000-12-29 | 2002-09-10 | Intel Corporation | Method of controlling common-mode in differential gm-C circuits |
| US6791359B1 (en) * | 2002-11-08 | 2004-09-14 | Lockheed Martin Corporation | Electronic structure for passing signals across voltage differences |
| US7202696B1 (en) * | 2003-09-26 | 2007-04-10 | Cypress Semiconductor Corporation | Circuit for temperature and beta compensation |
| US7218174B2 (en) * | 2005-02-14 | 2007-05-15 | Semiconductor Components Industries, L.L.C. | Delay circuit and method therefor |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3946246A (en) * | 1974-09-03 | 1976-03-23 | Motorola, Inc. | Fully compensated emitter coupled logic gate |
| JPS60134651A (ja) * | 1983-12-23 | 1985-07-17 | Fujitsu Ltd | 差動信号ドライバ |
| US4745304A (en) * | 1985-05-03 | 1988-05-17 | Advanced Micro Devices, Inc. | Temperature compensation for ECL circuits |
| JPS6229216A (ja) * | 1985-07-29 | 1987-02-07 | Nec Corp | シユミツト回路 |
| US4806796A (en) * | 1988-03-28 | 1989-02-21 | Motorola, Inc. | Active load for emitter coupled logic gate |
| US4945265A (en) * | 1989-07-13 | 1990-07-31 | National Semiconductor Corporation | ECL/CML pseudo-rail circuit, cutoff driver circuit, and latch circuit |
| US5072136A (en) * | 1990-04-16 | 1991-12-10 | Advanced Micro Devices, Inc. | Ecl output buffer circuit with improved compensation |
| US5291075A (en) * | 1990-10-01 | 1994-03-01 | Motorola, Inc. | Fault detection circuit |
| JPH04180411A (ja) * | 1990-11-15 | 1992-06-26 | Fujitsu Ltd | Ecl回路 |
| JPH0685661A (ja) * | 1992-09-07 | 1994-03-25 | Hitachi Ltd | Ecl出力回路 |
| US5323068A (en) * | 1992-11-17 | 1994-06-21 | National Semiconductor Corporation | Low power low temperature ECL output driver circuit |
| US5969579A (en) * | 1997-10-17 | 1999-10-19 | Ncr Corporation | ECL pulse amplitude modulated encoder driver circuit |
| AU3231600A (en) * | 1999-02-22 | 2000-09-14 | Semiconductor Components Industries, L.L.C. | Logic gate having temperature compensation and method |
-
1998
- 1998-08-27 US US09/141,334 patent/US6104232A/en not_active Expired - Fee Related
-
1999
- 1999-08-26 WO PCT/US1999/019545 patent/WO2000013317A1/en not_active Ceased
- 1999-08-26 EP EP99945223A patent/EP1110319A4/en not_active Withdrawn
- 1999-08-26 JP JP2000568185A patent/JP2002524903A/ja active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007088713A1 (ja) * | 2006-01-31 | 2007-08-09 | Advantest Corporation | 温度補償回路および試験装置 |
| US7342407B2 (en) | 2006-01-31 | 2008-03-11 | Advantest Corporation | Temperature compensation circuit and testing apparatus |
| JP2014022791A (ja) * | 2012-07-12 | 2014-02-03 | Seiko Npc Corp | Ecl出力回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2000013317A1 (en) | 2000-03-09 |
| US6104232A (en) | 2000-08-15 |
| EP1110319A4 (en) | 2001-10-17 |
| EP1110319A1 (en) | 2001-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11677370B2 (en) | Lower-skew receiver circuit with RF immunity for controller area network (CAN) | |
| CN110879627A (zh) | 一种具有电流输出能力的带隙基准电压的拓扑结构 | |
| US4879524A (en) | Constant current drive circuit with reduced transient recovery time | |
| US5694076A (en) | Voltage generation circuit with output fluctuation suppression | |
| US6104232A (en) | DC output level compensation circuit | |
| US12101068B2 (en) | Push-pull output driver and operational amplifier using same | |
| JPH06268507A (ja) | 入力回路 | |
| JP3335754B2 (ja) | 定電圧発生回路 | |
| US7113041B2 (en) | Operational amplifier | |
| US6657496B2 (en) | Amplifier circuit with regenerative biasing | |
| JP2001257578A (ja) | ドライバ回路 | |
| JPH0828625B2 (ja) | 高スリューレート及び高帯域幅のユニティー・ゲイン増幅器 | |
| JPH06230740A (ja) | 信号レベル変換回路 | |
| US6724234B1 (en) | Signal-level compensation for communications circuits | |
| US6806770B2 (en) | Operational amplifier | |
| JP3232560B2 (ja) | 位相比較回路 | |
| JPH0738581B2 (ja) | Ecl回路 | |
| JPH0716156B2 (ja) | ダイナミックに切換え可能な低降下電流源 | |
| US7078973B2 (en) | Bipolar rail-to-rail output stage | |
| US6469548B1 (en) | Output buffer crossing point compensation | |
| JP2002094337A (ja) | ベース電流補償回路 | |
| JPH04230120A (ja) | 差動eclバス3状態検出受信機 | |
| KR100399962B1 (ko) | 전류원 회로 | |
| US6466062B2 (en) | Operational amplifier output stage | |
| JP6036961B2 (ja) | 差動増幅器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20040706 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060825 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060825 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20080616 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090313 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090807 |