JP2002074960A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002074960A5 JP2002074960A5 JP2000253888A JP2000253888A JP2002074960A5 JP 2002074960 A5 JP2002074960 A5 JP 2002074960A5 JP 2000253888 A JP2000253888 A JP 2000253888A JP 2000253888 A JP2000253888 A JP 2000253888A JP 2002074960 A5 JP2002074960 A5 JP 2002074960A5
- Authority
- JP
- Japan
- Prior art keywords
- switch
- bit line
- terminal
- potential
- overdrive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims 23
- 239000004065 semiconductor Substances 0.000 claims 12
- 230000004913 activation Effects 0.000 claims 9
- 238000000034 method Methods 0.000 claims 3
- 230000001105 regulatory effect Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000253888A JP2002074960A (ja) | 2000-08-24 | 2000-08-24 | 半導体記憶装置 |
| US09/935,010 US6519198B2 (en) | 2000-08-24 | 2001-08-21 | Semiconductor memory device |
| US10/322,405 US6762968B2 (en) | 2000-08-24 | 2002-12-17 | Semiconductor memory device having a small-sized memory chip and a decreased power-supply noise |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000253888A JP2002074960A (ja) | 2000-08-24 | 2000-08-24 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002074960A JP2002074960A (ja) | 2002-03-15 |
| JP2002074960A5 true JP2002074960A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 2005-07-07 |
Family
ID=18742917
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000253888A Pending JP2002074960A (ja) | 2000-08-24 | 2000-08-24 | 半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US6519198B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
| JP (1) | JP2002074960A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3874655B2 (ja) * | 2001-12-06 | 2007-01-31 | 富士通株式会社 | 半導体記憶装置、及び半導体記憶装置のデータアクセス方法 |
| US7176719B2 (en) * | 2004-08-31 | 2007-02-13 | Micron Technology, Inc. | Capacitively-coupled level restore circuits for low voltage swing logic circuits |
| US7221605B2 (en) * | 2004-08-31 | 2007-05-22 | Micron Technology, Inc. | Switched capacitor DRAM sense amplifier with immunity to mismatch and offsets |
| KR100613449B1 (ko) | 2004-10-07 | 2006-08-21 | 주식회사 하이닉스반도체 | 내부전압 공급회로 |
| US20060234727A1 (en) * | 2005-04-13 | 2006-10-19 | Wirelesswerx International, Inc. | Method and System for Initiating and Handling an Emergency Call |
| US7580287B2 (en) | 2005-09-01 | 2009-08-25 | Micron Technology, Inc. | Program and read trim setting |
| US7564728B2 (en) * | 2005-09-29 | 2009-07-21 | Hynix Semiconductor, Inc. | Semiconductor memory device and its driving method |
| JP4824500B2 (ja) * | 2005-10-28 | 2011-11-30 | エルピーダメモリ株式会社 | 半導体記憶装置 |
| KR100825026B1 (ko) | 2006-06-29 | 2008-04-24 | 주식회사 하이닉스반도체 | 오버드라이빙 펄스발생기 및 이를 포함하는 메모리 장치 |
| KR100851993B1 (ko) | 2007-02-09 | 2008-08-13 | 주식회사 하이닉스반도체 | 오버드라이빙 신호 공급 장치 |
| JP5688870B2 (ja) * | 2007-07-11 | 2015-03-25 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体記憶装置 |
| KR101143442B1 (ko) | 2009-09-30 | 2012-05-22 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 이를 이용한 테스트 방법 |
| JP6259889B1 (ja) * | 2016-11-04 | 2018-01-10 | 力晶科技股▲ふん▼有限公司 | 半導体記憶装置 |
| JP2019053796A (ja) | 2017-09-14 | 2019-04-04 | 東芝メモリ株式会社 | 半導体記憶装置 |
| JP7074583B2 (ja) | 2018-06-26 | 2022-05-24 | キオクシア株式会社 | 半導体記憶装置 |
| JP2020102293A (ja) | 2018-12-25 | 2020-07-02 | キオクシア株式会社 | 半導体記憶装置 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR0122108B1 (ko) * | 1994-06-10 | 1997-12-05 | 윤종용 | 반도체 메모리 장치의 비트라인 센싱회로 및 그 방법 |
| JPH09330591A (ja) * | 1996-06-11 | 1997-12-22 | Fujitsu Ltd | センスアンプ駆動回路 |
| US5862089A (en) * | 1997-08-14 | 1999-01-19 | Micron Technology, Inc. | Method and memory device for dynamic cell plate sensing with ac equilibrate |
| JPH1186553A (ja) | 1997-09-08 | 1999-03-30 | Hitachi Ltd | 半導体集積回路装置 |
| DE19929095B4 (de) * | 1998-06-29 | 2005-12-08 | Fujitsu Ltd., Kawasaki | Halbleiterspeichervorrichtung mit übersteuertem Leseverstärker und Halbleitervorrichtung |
| JP4043142B2 (ja) * | 1999-05-18 | 2008-02-06 | 富士通株式会社 | メモリデバイス |
| JP4034476B2 (ja) * | 1999-06-29 | 2008-01-16 | 株式会社東芝 | 半導体記憶装置 |
| KR100300079B1 (ko) * | 1999-07-28 | 2001-11-01 | 김영환 | 센스앰프 구동회로 |
| US6347058B1 (en) * | 2000-05-19 | 2002-02-12 | International Business Machines Corporation | Sense amplifier with overdrive and regulated bitline voltage |
-
2000
- 2000-08-24 JP JP2000253888A patent/JP2002074960A/ja active Pending
-
2001
- 2001-08-21 US US09/935,010 patent/US6519198B2/en not_active Expired - Fee Related
-
2002
- 2002-12-17 US US10/322,405 patent/US6762968B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002074960A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| KR940020412A (ko) | 반도체 집적 회로 칩 내장형 전압 강하 회로(Voltage Drop Circuit to be Built in Semiconductor IC Chip) | |
| JP2000306382A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6933768B2 (en) | Method for increasing the input voltage of an integrated circuit with a two-stage charge pump, and integrated circuit | |
| KR970063244A (ko) | 전원전압의 큰 변화에 대해 유연성을 갖는 메모리 레귤레이터 제어방법 | |
| KR980006526A (ko) | 중간 전압 발생 회로 및 이것을 갖는 불휘발성 반도체 메모리 | |
| US20050184795A1 (en) | Boosting circuit and semiconductor device using the same | |
| JP3364523B2 (ja) | 半導体装置 | |
| TW328591B (en) | Sense circuit | |
| TW201113880A (en) | DRAM positive wordline voltage compensation device for array device threshold voltage and method thereof | |
| KR850003046A (ko) | 다이나믹 메모리(dynamic memory) | |
| US5877650A (en) | Booster circuit | |
| US6738292B2 (en) | Nonvolatile semiconductor storage device | |
| EP0168246A2 (en) | Improved active pull-up circuit | |
| US5185721A (en) | Charge-retaining signal boosting circuit and method | |
| KR100819219B1 (ko) | 전하 리사이클링 방법, 메모리 장치 | |
| JP3285393B2 (ja) | セルプレート電圧初期セットアップ回路 | |
| US7492647B2 (en) | Voltage generation circuit and semiconductor memory device including the same | |
| US4513399A (en) | Semiconductor memory | |
| JPH0935474A (ja) | 半導体記憶装置 | |
| JPH11144465A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| KR100824762B1 (ko) | 용량성 커플링 어시스트 전압 스위칭 | |
| JP2004519812A (ja) | 大容量性負荷に対するアナログ電圧の高速スイッチングを行うシステム及び方法 | |
| US20020153939A1 (en) | Boosting circuit with high voltage generated at high speed | |
| US5153467A (en) | Bootstrap circuit for word line driver in semiconductor memory |