|
US6936531B2
(en)
|
1998-12-21 |
2005-08-30 |
Megic Corporation |
Process of fabricating a chip structure
|
|
US7271489B2
(en)
|
2003-10-15 |
2007-09-18 |
Megica Corporation |
Post passivation interconnection schemes on top of the IC chips
|
|
JP4748867B2
(ja)
*
|
2001-03-05 |
2011-08-17 |
パナソニック株式会社 |
集積回路装置
|
|
JP2003197908A
(ja)
*
|
2001-09-12 |
2003-07-11 |
Seiko Instruments Inc |
半導体素子及びその製造方法
|
|
US6703641B2
(en)
*
|
2001-11-16 |
2004-03-09 |
International Business Machines Corporation |
Structure for detecting charging effects in device processing
|
|
US7932603B2
(en)
|
2001-12-13 |
2011-04-26 |
Megica Corporation |
Chip structure and process for forming the same
|
|
JP2003273210A
(ja)
*
|
2002-03-12 |
2003-09-26 |
Fujitsu Ltd |
半導体装置及びその製造方法
|
|
US6614091B1
(en)
*
|
2002-03-13 |
2003-09-02 |
Motorola, Inc. |
Semiconductor device having a wire bond pad and method therefor
|
|
JP4302943B2
(ja)
*
|
2002-07-02 |
2009-07-29 |
Ｎｅｃエレクトロニクス株式会社 |
半導体集積回路
|
|
US20040232448A1
(en)
*
|
2003-05-23 |
2004-11-25 |
Taiwan Semiconductor Manufacturing Co. |
Layout style in the interface between input/output (I/O) cell and bond pad
|
|
US7049669B2
(en)
*
|
2003-09-15 |
2006-05-23 |
Infineon Technologies Ag |
LDMOS transistor
|
|
US7265448B2
(en)
*
|
2004-01-26 |
2007-09-04 |
Marvell World Trade Ltd. |
Interconnect structure for power transistors
|
|
US7851872B2
(en)
*
|
2003-10-22 |
2010-12-14 |
Marvell World Trade Ltd. |
Efficient transistor structure
|
|
US7960833B2
(en)
*
|
2003-10-22 |
2011-06-14 |
Marvell World Trade Ltd. |
Integrated circuits and interconnect structure for integrated circuits
|
|
US7038280B2
(en)
*
|
2003-10-28 |
2006-05-02 |
Analog Devices, Inc. |
Integrated circuit bond pad structures and methods of making
|
|
TWI245390B
(en)
*
|
2003-11-27 |
2005-12-11 |
Via Tech Inc |
Circuit layout structure
|
|
JP2005243907A
(ja)
|
2004-02-26 |
2005-09-08 |
Renesas Technology Corp |
半導体装置
|
|
JP2005285971A
(ja)
*
|
2004-03-29 |
2005-10-13 |
Nec Electronics Corp |
半導体装置
|
|
JP2005302953A
(ja)
*
|
2004-04-09 |
2005-10-27 |
Toshiba Corp |
半導体装置
|
|
JP4164056B2
(ja)
*
|
2004-09-15 |
2008-10-08 |
松下電器産業株式会社 |
半導体装置の設計方法及び半導体装置
|
|
US7518192B2
(en)
*
|
2004-11-10 |
2009-04-14 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Asymmetrical layout structure for ESD protection
|
|
US20060244156A1
(en)
*
|
2005-04-18 |
2006-11-02 |
Tao Cheng |
Bond pad structures and semiconductor devices using the same
|
|
US7646087B2
(en)
*
|
2005-04-18 |
2010-01-12 |
Mediatek Inc. |
Multiple-dies semiconductor device with redistributed layer pads
|
|
JP4010335B2
(ja)
|
2005-06-30 |
2007-11-21 |
セイコーエプソン株式会社 |
集積回路装置及び電子機器
|
|
JP4010336B2
(ja)
|
2005-06-30 |
2007-11-21 |
セイコーエプソン株式会社 |
集積回路装置及び電子機器
|
|
JP4151688B2
(ja)
*
|
2005-06-30 |
2008-09-17 |
セイコーエプソン株式会社 |
集積回路装置及び電子機器
|
|
JP4186970B2
(ja)
|
2005-06-30 |
2008-11-26 |
セイコーエプソン株式会社 |
集積回路装置及び電子機器
|
|
JP4781040B2
(ja)
*
|
2005-08-05 |
2011-09-28 |
ルネサスエレクトロニクス株式会社 |
半導体集積回路装置
|
|
US7397089B2
(en)
*
|
2005-08-10 |
2008-07-08 |
Skyworks Solutions, Inc. |
ESD protection structure using contact-via chains as ballast resistors
|
|
TWI270970B
(en)
*
|
2005-11-04 |
2007-01-11 |
Via Tech Inc |
Layout structure of electrostatic discharge protection circuit
|
|
JP4586739B2
(ja)
|
2006-02-10 |
2010-11-24 |
セイコーエプソン株式会社 |
半導体集積回路及び電子機器
|
|
US7425910B1
(en)
|
2006-02-27 |
2008-09-16 |
Marvell International Ltd. |
Transmitter digital-to-analog converter with noise shaping
|
|
TWI407566B
(zh)
*
|
2006-05-08 |
2013-09-01 |
Marvell World Trade Ltd |
有效率電晶體結構
|
|
JP5190913B2
(ja)
*
|
2007-01-15 |
2013-04-24 |
ルネサスエレクトロニクス株式会社 |
半導体集積回路装置
|
|
JP3976780B1
(ja)
*
|
2007-05-17 |
2007-09-19 |
マイルストーン株式会社 |
撮像レンズ
|
|
JP2009014796A
(ja)
|
2007-06-30 |
2009-01-22 |
Sony Corp |
Ｅｌ表示パネル、電源線駆動装置及び電子機器
|
|
DE102007046556A1
(de)
*
|
2007-09-28 |
2009-04-02 |
Infineon Technologies Austria Ag |
Halbleiterbauelement mit Kupfermetallisierungen
|
|
JP5097096B2
(ja)
|
2007-12-28 |
2012-12-12 |
パナソニック株式会社 |
半導体集積回路
|
|
US8178908B2
(en)
|
2008-05-07 |
2012-05-15 |
International Business Machines Corporation |
Electrical contact structure having multiple metal interconnect levels staggering one another
|
|
KR101003118B1
(ko)
*
|
2008-10-10 |
2010-12-21 |
주식회사 하이닉스반도체 |
반도체 집적 회로 장치의 패드 구조체
|
|
US8222698B2
(en)
*
|
2009-06-29 |
2012-07-17 |
Analog Devices, Inc. |
Bond pad with integrated transient over-voltage protection
|
|
US20110242712A1
(en)
*
|
2010-04-01 |
2011-10-06 |
Fwu-Juh Huang |
Chip with esd protection function
|
|
JP5299410B2
(ja)
*
|
2010-11-22 |
2013-09-25 |
セイコーエプソン株式会社 |
半導体装置
|
|
JP2013247278A
(ja)
*
|
2012-05-28 |
2013-12-09 |
Toshiba Corp |
スイッチ回路
|
|
JP6074984B2
(ja)
*
|
2012-09-28 |
2017-02-08 |
ローム株式会社 |
半導体装置
|
|
JP6264170B2
(ja)
*
|
2014-04-16 |
2018-01-24 |
富士通株式会社 |
半導体装置
|
|
US9400862B2
(en)
|
2014-06-23 |
2016-07-26 |
Synopsys, Inc. |
Cells having transistors and interconnects including nanowires or 2D material strips
|
|
US10037397B2
(en)
*
|
2014-06-23 |
2018-07-31 |
Synopsys, Inc. |
Memory cell including vertical transistors and horizontal nanowire bit lines
|
|
US9520358B2
(en)
*
|
2014-10-30 |
2016-12-13 |
Qualcomm Incorporated |
Via structure for optimizing signal porosity
|
|
KR102322765B1
(ko)
*
|
2015-06-22 |
2021-11-08 |
삼성디스플레이 주식회사 |
표시 장치
|
|
US10312229B2
(en)
|
2016-10-28 |
2019-06-04 |
Synopsys, Inc. |
Memory cells including vertical nanowire transistors
|
|
US10068913B2
(en)
*
|
2016-11-28 |
2018-09-04 |
Samsung Electronics Co., Ltd. |
Three dimensional semiconductor devices
|
|
US10410934B2
(en)
*
|
2017-12-07 |
2019-09-10 |
Micron Technology, Inc. |
Apparatuses having an interconnect extending from an upper conductive structure, through a hole in another conductive structure, and to an underlying structure
|
