JP2001255959A5 - - Google Patents

Download PDF

Info

Publication number
JP2001255959A5
JP2001255959A5 JP2001006242A JP2001006242A JP2001255959A5 JP 2001255959 A5 JP2001255959 A5 JP 2001255959A5 JP 2001006242 A JP2001006242 A JP 2001006242A JP 2001006242 A JP2001006242 A JP 2001006242A JP 2001255959 A5 JP2001255959 A5 JP 2001255959A5
Authority
JP
Japan
Prior art keywords
clock
node
wave
circuit
clock wave
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001006242A
Other languages
English (en)
Japanese (ja)
Other versions
JP4033634B2 (ja
JP2001255959A (ja
Filing date
Publication date
Priority claimed from US09/483,283 external-priority patent/US6594772B1/en
Application filed filed Critical
Publication of JP2001255959A publication Critical patent/JP2001255959A/ja
Publication of JP2001255959A5 publication Critical patent/JP2001255959A5/ja
Application granted granted Critical
Publication of JP4033634B2 publication Critical patent/JP4033634B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2001006242A 2000-01-14 2001-01-15 集積回路のクロック回路 Expired - Fee Related JP4033634B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/483,283 US6594772B1 (en) 2000-01-14 2000-01-14 Clock distribution circuitry to different nodes on integrated circuit with clock coupling circuitry to maintain predetermined phase relation between output and input of adjacent nodes
US09/483283 2000-01-14

Publications (3)

Publication Number Publication Date
JP2001255959A JP2001255959A (ja) 2001-09-21
JP2001255959A5 true JP2001255959A5 (enExample) 2005-07-07
JP4033634B2 JP4033634B2 (ja) 2008-01-16

Family

ID=23919460

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001006242A Expired - Fee Related JP4033634B2 (ja) 2000-01-14 2001-01-15 集積回路のクロック回路

Country Status (3)

Country Link
US (1) US6594772B1 (enExample)
JP (1) JP4033634B2 (enExample)
DE (1) DE10100278C2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6819726B2 (en) * 2000-12-07 2004-11-16 International Business Machines Corporation Dynamic phase alignment circuit
US20040260962A1 (en) * 2003-06-23 2004-12-23 Victor Suen Systems and methods for latching data
US7403640B2 (en) * 2003-10-27 2008-07-22 Hewlett-Packard Development Company, L.P. System and method for employing an object-oriented motion detector to capture images
US7117472B2 (en) * 2004-07-09 2006-10-03 Lsi Logic Corporation Placement of a clock signal supply network during design of integrated circuits
EP1891497B1 (en) * 2005-06-01 2017-04-19 Teklatech A/S A method and an apparatus for providing timing signals to a number of circuits, an integrated circuit and a node
US8205182B1 (en) 2007-08-22 2012-06-19 Cadence Design Systems, Inc. Automatic synthesis of clock distribution networks
US7995618B1 (en) 2007-10-01 2011-08-09 Teklatech A/S System and a method of transmitting data from a first device to a second device
WO2013124713A1 (en) * 2012-02-24 2013-08-29 Freescale Semiconductor, Inc. Clock distribution module, synchronous digital system and method therefor

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5133064A (en) * 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
US5043596A (en) * 1988-09-14 1991-08-27 Hitachi, Ltd. Clock signal supplying device having a phase compensation circuit
JPH04373009A (ja) * 1991-06-21 1992-12-25 Hitachi Ltd クロック信号の位相調整方法及び電子装置
US5317601A (en) * 1992-08-21 1994-05-31 Silicon Graphics Clock distribution system for an integrated circuit device
US5463337A (en) * 1993-11-30 1995-10-31 At&T Corp. Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein
US5815016A (en) * 1994-09-02 1998-09-29 Xilinx, Inc. Phase-locked delay loop for clock correction
DE19510038C1 (de) * 1995-03-20 1996-08-14 Siemens Nixdorf Inf Syst Anordnung zum Autokalibrieren der Taktverteilung bei synchronen digitalen Schaltungen
JP3403551B2 (ja) * 1995-07-14 2003-05-06 沖電気工業株式会社 クロック分配回路
US5744991A (en) * 1995-10-16 1998-04-28 Altera Corporation System for distributing clocks using a delay lock loop in a programmable logic circuit
JP3619352B2 (ja) * 1997-08-28 2005-02-09 株式会社ルネサステクノロジ 半導体集積回路装置
JP3085258B2 (ja) * 1997-09-10 2000-09-04 日本電気株式会社 クロック信号分配回路
JP3753355B2 (ja) * 1998-11-10 2006-03-08 株式会社ルネサステクノロジ 半導体装置

Similar Documents

Publication Publication Date Title
JP2000151369A5 (enExample)
AU2003207847A8 (en) Network data storage-related operations
JP2008526106A5 (enExample)
ATE255737T1 (de) Taktssteuerungseinheit
JP2001255959A5 (enExample)
JP2004511026A5 (enExample)
KR960001772A (ko) 타이밍 신호 발생 회로
FR2806528B1 (fr) Substrat semiconducteur, dispositif a semiconducteur et leurs procedes de fabrication
ATE441868T1 (de) Verfahren und vorrichtung zum verstellen der phase einer eingangs-/ausgangsschaltung
DE60107319D1 (de) Polyphasenfilter in integrierter Siliziumschaltkreis-Technologie
JP2004119883A5 (enExample)
JP2022524528A (ja) クロック分配共振器システム
DE69614919D1 (de) Dateneingangsschaltung einer Halbleiterspeicherschaltung
TW545097B (en) Method for eliminating noise interference and acoustic noise by printed circuit board ground plane layout
JPH116867A5 (enExample)
TW200746170A (en) Memory circuit
KR960012468A (ko) 초기 입력단 이외의 내부 회로를 갖는 반도체 장치
EP1328060A4 (en) OSCILLATION CIRCUIT, ELECTRONIC CIRCUIT AND SEMICONDUCTOR COMPONENT, TIMER AND ELECTRONIC DEVICE WITH THESE CIRCUITS
JP4033634B2 (ja) 集積回路のクロック回路
GB2327323B (en) Network circuit
JPH0287283A (ja) 半導体集積回路装置
ATE381854T1 (de) Energiedurchschleife
ATE329409T1 (de) Phasenregelschleife
JP2001273246A5 (ja) 情報処理装置
WO2001082377A3 (de) Schaltungsanordnung