JP2001184253A - プロセッサシステムおよび記憶回路 - Google Patents

プロセッサシステムおよび記憶回路

Info

Publication number
JP2001184253A
JP2001184253A JP36566299A JP36566299A JP2001184253A JP 2001184253 A JP2001184253 A JP 2001184253A JP 36566299 A JP36566299 A JP 36566299A JP 36566299 A JP36566299 A JP 36566299A JP 2001184253 A JP2001184253 A JP 2001184253A
Authority
JP
Japan
Prior art keywords
memory
processor
column
memory cell
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP36566299A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001184253A5 (enExample
Inventor
Yoshihiko Imamura
義彦 今村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP36566299A priority Critical patent/JP2001184253A/ja
Publication of JP2001184253A publication Critical patent/JP2001184253A/ja
Publication of JP2001184253A5 publication Critical patent/JP2001184253A5/ja
Pending legal-status Critical Current

Links

JP36566299A 1999-12-22 1999-12-22 プロセッサシステムおよび記憶回路 Pending JP2001184253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP36566299A JP2001184253A (ja) 1999-12-22 1999-12-22 プロセッサシステムおよび記憶回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP36566299A JP2001184253A (ja) 1999-12-22 1999-12-22 プロセッサシステムおよび記憶回路

Publications (2)

Publication Number Publication Date
JP2001184253A true JP2001184253A (ja) 2001-07-06
JP2001184253A5 JP2001184253A5 (enExample) 2006-08-03

Family

ID=18484817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP36566299A Pending JP2001184253A (ja) 1999-12-22 1999-12-22 プロセッサシステムおよび記憶回路

Country Status (1)

Country Link
JP (1) JP2001184253A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009098861A (ja) * 2007-10-16 2009-05-07 Renesas Technology Corp 並列演算処理装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04182984A (ja) * 1990-11-16 1992-06-30 Mitsubishi Electric Corp 半導体集積回路装置
JPH08123769A (ja) * 1994-08-30 1996-05-17 Sony Corp 並列プロセッサ
JPH08255496A (ja) * 1994-12-19 1996-10-01 Samsung Electron Co Ltd 不揮発性半導体メモリ
JPH10228765A (ja) * 1996-10-31 1998-08-25 Sony Corp 半導体記憶装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04182984A (ja) * 1990-11-16 1992-06-30 Mitsubishi Electric Corp 半導体集積回路装置
JPH08123769A (ja) * 1994-08-30 1996-05-17 Sony Corp 並列プロセッサ
JPH08255496A (ja) * 1994-12-19 1996-10-01 Samsung Electron Co Ltd 不揮発性半導体メモリ
JPH10228765A (ja) * 1996-10-31 1998-08-25 Sony Corp 半導体記憶装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009098861A (ja) * 2007-10-16 2009-05-07 Renesas Technology Corp 並列演算処理装置

Similar Documents

Publication Publication Date Title
JP7240452B2 (ja) 不揮発性メモリの複数区画の同時アクセスのための装置及び方法
EP1936628B1 (en) Memory device, memory controller and memory system
US5920885A (en) Dynamic random access memory with a normal precharge mode and a priority precharge mode
JP4569915B2 (ja) 半導体記憶装置
US6041389A (en) Memory architecture using content addressable memory, and systems and methods using the same
US5815456A (en) Multibank -- multiport memories and systems and methods using the same
EP1993099A2 (en) Memory device, memory controller and memory system
US5761694A (en) Multi-bank memory system and method having addresses switched between the row and column decoders in different banks
JPH0660640A (ja) 半導体メモリ装置
JPH04243085A (ja) 半導体記憶装置
JPS63155494A (ja) 擬似スタテイツクメモリ装置
JP2002216473A (ja) 半導体メモリ装置
JP5599969B2 (ja) マルチポートメモリ、および該マルチポートメモリを備えるコンピュータシステム
JP2001250385A (ja) 半導体記憶装置
JP2025520284A (ja) バースト読み出し／書き込みモードにおける読み出し／書き込みデータのシリアル化／デシリアル化をサポートするためのメモリバンクおよび一体型シリアライザ／デシリアライザ回路を採用するコンピュータメモリアレイ、および関連する方法
US5654932A (en) Memory devices with selectable access type and methods using the same
US5805504A (en) Synchronous semiconductor memory having a burst transfer mode with a plurality of subarrays accessible in parallel via an input buffer
KR100599444B1 (ko) 글로벌 데이터 버스 연결회로를 구비하는 멀티-포트메모리 소자
JP2001184253A (ja) プロセッサシステムおよび記憶回路
KR100472860B1 (ko) 디램셀을 사용하는 에스램 호환 듀얼포트램
JPH05109265A (ja) 半導体記憶装置
KR100487005B1 (ko) 하이스피드비디오프레임버퍼
JPH0442490A (ja) 半導体記憶装置
JPH0554644A (ja) 半導体記憶装置
JPH0430119B2 (enExample)

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060616

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060616

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090828

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090908

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091102

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100525